Reconfigurable Hardened Latch and Flip-Flop for FPGAs
暂无分享,去创建一个
[1] Ivan R. Linscott,et al. LEAP: Layout Design through Error-Aware Transistor Positioning for soft-error resilient sequential cell design , 2010, 2010 IEEE International Reliability Physics Symposium.
[2] Osman S. Unsal,et al. JSRAM: A Circuit-Level Technique for Trading-Off Robustness and Capacity in Cache Memories , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.
[3] T. D. Loveless,et al. Neutron- and Proton-Induced Single Event Upsets for D- and DICE-Flip/Flop Designs at a 40 nm Technology Node , 2011, IEEE Transactions on Nuclear Science.
[4] Michael J. Wirthlin,et al. High-Reliability FPGA-Based Systems: Space, High-Energy Physics, and Beyond , 2015, Proceedings of the IEEE.
[5] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[6] Sanghyeon Baeg,et al. Protection of Memories Suffering MCUs Through the Selection of the Optimal Interleaving Distance , 2010, IEEE Transactions on Nuclear Science.
[7] Tsu-Jae King Liu,et al. Advanced MOSFET Designs and Implications for SRAM Scaling Changhwan , 2011 .
[8] M. Caffrey,et al. Correcting single-event upsets through virtex partial configuration , 2000 .
[9] Jonathan Rose,et al. Measuring the Gap Between FPGAs and ASICs , 2007, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[10] P. Hazucha,et al. Impact of CMOS technology scaling on the atmospheric neutron soft error rate , 2000 .
[11] Manoj Sachdev,et al. CMOS SRAM Circuit Design and Parametric Test in Nano-Scaled Technologies: Process-Aware SRAM Design and Test , 2008 .
[12] Andrew S. Keys,et al. Exploration Technology Developments Program's Radiation Hardened Electronics for Space Environments (RHESE) Project Overview , 2008 .