A CAD methodology and tool for the characterization of wide on-chip buses

In this paper, we describe a CAD methodology for the full electrical characterization of high-performance, on-chip data buses. The goal of this methodology is to allow the accurate modeling and analysis of wide, on-chip data buses as early as possible in the design cycle. The modeling is based on a manufacturing (rather than design-manual) description of the back-end-of-the-line (BEOL) cross section of a given technology and on a full yet contained description of the power-ground mesh in which the data bus is embedded. One major aspect of the resulting electrical models is that they allow the designer to evaluate the wide bus from the three viewpoints of signal timing, crosstalk (both inductive and capacitive), and common-mode signal integrity. Another major aspect is that they take into account such important high-frequency phenomena as the dependence of the current return-path resistance on frequencies. The CAD methodology described in this paper has been extensively correlated with on-chip hardware measurements.

[1]  Dennis Sylvester,et al.  Analytical modeling and characterization of deep-submicrometer interconnect , 2001 .

[2]  James D. Meindl,et al.  A generic system simulator (GENESYS) for ASIC technology and architecture beyond 2001 , 1996, Proceedings Ninth Annual IEEE International ASIC Conference and Exhibit.

[3]  Yu Cao,et al.  Improved a priori interconnect predictions and technology extrapolation in the GTX system , 2003, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Kenneth Rose,et al.  Modeling Microprocessor Performance , 1998 .

[5]  Yu Cao,et al.  Impact of on-chip interconnect frequency-dependent R(f)L(f) on digital and RF design , 2002, 15th Annual IEEE International ASIC/SOC Conference.

[6]  Sharad Mehrotra,et al.  R(f)L(f)C coupled noise evaluation of an S/390 microprocessor chip , 2001, Proceedings of the IEEE 2001 Custom Integrated Circuits Conference (Cat. No.01CH37169).

[7]  I.M. Elfadel,et al.  AQUAIA: a CAD tool for on-chip interconnect modeling, analysis, and optimization , 2002, Electrical Performance of Electronic Packaging,.

[8]  R. Achar,et al.  Accuracy and performance of passive transmission line macromodels based on optimal matrix rational approximations , 2002, Electrical Performance of Electronic Packaging,.

[9]  A. Deutsch,et al.  Understanding common-mode noise on wide data-buses , 2003, Electrical Performance of Electrical Packaging (IEEE Cat. No. 03TH8710).

[10]  Jamil Kawa,et al.  Managing on-chip inductive effects , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[11]  Paul W. Coteus,et al.  Frequency-dependent losses on high-performance interconnections , 2001 .

[12]  Paul W. Coteus,et al.  Multi-line crosstalk and common-mode noise analysis , 2000, IEEE 9th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.00TH8524).

[13]  Gerard V. Kopcsay,et al.  A comprehensive 2-D inductance modeling approach for VLSI interconnects: frequency-dependent extraction and compact circuit model synthesis , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[14]  Ramachandra Achar,et al.  Addressing transient errors in passive macromodels of distributed transmission-line networks , 2002 .

[15]  Israel A. Wagner,et al.  On-chip interconnect-aware design and modeling methodology based on high bandwidth transmission line devices , 2003, Proceedings 2003. Design Automation Conference (IEEE Cat. No.03CH37451).