Data Flow Obfuscation: A New Paradigm for Obfuscating Circuits

In this article, unlike almost all state-of-the-art obfuscation solutions that focus on functional/logic obfuscation, we introduce a new paradigm, called data flow obfuscation, which exploits the essence of asynchronicity. In data flow obfuscation, by benefiting from the handshaking mechanism of asynchronous circuits, the system’s FFs/latches will operate out of sync. Hence, the adversary has no sufficient knowledge to apply unrolling/BMC. Also, due to the inherited asynchronicity, the exact time of writing/capturing data into/from the scan chain becomes hidden. Hence, the SAT attack cannot be applied even while scan chain access is open. Moreover, our new proposed paradigm creates stateful/oscillating combinational cycles into the design which extensively boosts the difficulty of modeling this technique. We also demonstrate how data flow obfuscation could easily be integrated with any circuit at low overhead while there is no limitation such as compromising test flow.

[1]  Irene G. Karybali,et al.  Thwarting All Logic Locking Attacks: Dishonest Oracle With Truly Random Logic Locking , 2021, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Gaetano Borriello,et al.  Testing asynchronous circuits: A survey , 1995, Integr..

[3]  Deepak Sirone,et al.  Functional Analysis Attacks on Logic Locking , 2018, IEEE Transactions on Information Forensics and Security.

[4]  Fabien Clermidy,et al.  Asynchronous Circuit Designs for the Internet of Everything: A Methodology for Ultralow-Power Circuits with GALS Architecture , 2016, IEEE Solid-State Circuits Magazine.

[5]  Avesta Sasan,et al.  SMT Attack: Next Generation Attack on Obfuscated Circuits with Capabilities and Performance Beyond the SAT Attacks , 2018, IACR Trans. Cryptogr. Hardw. Embed. Syst..

[6]  Avesta Sasan,et al.  Threats on Logic Locking: A Decade Later , 2019, ACM Great Lakes Symposium on VLSI.

[7]  Jeyavijayan Rajendran,et al.  Security analysis of logic obfuscation , 2012, DAC Design Automation Conference 2012.

[8]  Ankur Srivastava,et al.  Delay locking: Security enhancement of logic locking against IC counterfeiting and overproduction , 2017, 2017 54th ACM/EDAC/IEEE Design Automation Conference (DAC).

[9]  Hai Zhou,et al.  CycSAT: SAT-based attack on cyclic logic encryptions , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[10]  Sayak Ray,et al.  Evaluating the security of logic encryption algorithms , 2015, 2015 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[11]  Jarrod A. Roy,et al.  EPIC: Ending Piracy of Integrated Circuits , 2008, 2008 Design, Automation and Test in Europe.

[12]  Ramesh Karri,et al.  A Primer on Hardware Security: Models, Methods, and Metrics , 2014, Proceedings of the IEEE.

[13]  Marc Renaudin,et al.  Model-Checking Synthesizable SystemVerilog Descriptions of Asynchronous Circuits , 2018, 2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[14]  Ozgur Sinanoglu,et al.  DynUnlock: Unlocking Scan Chains Obfuscated using Dynamic Keys , 2020, 2020 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[15]  Alexandre Yakovlev,et al.  Benefits of asynchronous control for analog electronics: Multiphase buck case study , 2017, Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017.

[16]  Jeyavijayan Rajendran,et al.  Provably-Secure Logic Locking: From Theory To Practice , 2017, CCS.

[17]  Meng Li,et al.  AppSAT: Approximately deobfuscating integrated circuits , 2017, 2017 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[18]  Houman Homayoun,et al.  NNgSAT: Neural Network guided SAT Attack on Logic Locked Complex Structures , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).

[19]  Hai Zhou,et al.  Cyclic locking and memristor-based obfuscation against CycSAT and inside foundry attacks , 2018, 2018 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[20]  Alberto Moreno-Conde,et al.  Synthesis from Waveform Transition Graphs , 2019, 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[21]  Siddharth Garg,et al.  Reverse engineering camouflaged sequential circuits without scan access , 2017, 2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[22]  Ujjwal Guin,et al.  Invasion of the hardware snatchers , 2017, IEEE Spectrum.

[23]  Luciano Lavagno,et al.  Desynchronization: Synthesis of Asynchronous Circuits From Synchronous Specifications , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[24]  Ozgur Sinanoglu,et al.  ScanSAT: unlocking obfuscated scan chains , 2019, ASP-DAC.

[25]  Tadao Murata,et al.  Petri nets: Properties, analysis and applications , 1989, Proc. IEEE.

[26]  Ozgur Sinanoglu,et al.  Is Robust Design-for-Security Robust Enough? Attack on Locked Circuits with Restricted Scan Chain Access , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[27]  Mark Mohammad Tehranipoor,et al.  A Survey on Chip to System Reverse Engineering , 2016, JETC.

[28]  Paul Day,et al.  Four-phase micropipeline latch control circuits , 1996, IEEE Trans. Very Large Scale Integr. Syst..

[29]  Steven M. Nowick,et al.  Asynchronous Design—Part 1: Overview and Recent Advances , 2015, IEEE Design & Test.

[30]  Ujjwal Guin,et al.  Robust Design-for-Security Architecture for Enabling Trust in IC Manufacturing and Test , 2018, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[31]  Rohit Kapur,et al.  Encrypt Flip-Flop: A Novel Logic Encryption Technique For Sequential Circuits , 2018, ArXiv.

[32]  Santanu Chattopadhyay,et al.  Efficient Key-Gate Placement and Dynamic Scan Obfuscation Towards Robust Logic Encryption , 2021, IEEE Transactions on Emerging Topics in Computing.

[33]  Yvon Savaria,et al.  AnARM: A 28nm Energy Efficient ARM Processor Based on Octasic Asynchronous Technology , 2019, 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[34]  David Z. Pan,et al.  IcySAT: Improved SAT-based Attacks on Cyclic Locked Circuits , 2019, 2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[35]  Avesta Sasan,et al.  SRCLock: SAT-Resistant Cyclic Logic Locking for Protecting the Hardware , 2018, ACM Great Lakes Symposium on VLSI.

[36]  Ozgur Sinanoglu,et al.  SARLock: SAT attack resistant logic locking , 2016, 2016 IEEE International Symposium on Hardware Oriented Security and Trust (HOST).

[37]  Ranga Vemuri,et al.  Deep State Encryption for Sequential Logic Circuits , 2019, 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI).

[38]  Laurent Fesquet,et al.  Static Timing Analysis of Asynchronous Bundled-Data Circuits , 2018, 2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[39]  Avesta Sasan,et al.  Full-Lock: Hard Distributions of SAT instances for Obfuscating Circuits using Fully Configurable Logic and Routing Blocks , 2019, 2019 56th ACM/IEEE Design Automation Conference (DAC).

[40]  Meng Li,et al.  Cross-Lock: Dense Layout-Level Interconnect Locking using Cross-bar Architectures , 2018, ACM Great Lakes Symposium on VLSI.

[41]  Avesta Sasan,et al.  On Designing Secure and Robust Scan Chain for Protecting Obfuscated Logic , 2020, ACM Great Lakes Symposium on VLSI.

[42]  Donglin Su,et al.  Secure Scan and Test Using Obfuscation Throughout Supply Chain , 2018, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[43]  Ujjwal Guin,et al.  FORTIS: A Comprehensive Solution for Establishing Forward Trust for Protecting IPs and ICs , 2016, TODE.

[44]  Jeyavijayan Rajendran,et al.  Removal Attacks on Logic Locking and Camouflaging Techniques , 2020, IEEE Transactions on Emerging Topics in Computing.

[45]  Aarti Gupta,et al.  Efficient BMC for Multi-Clock Systems with Clocked Specifications , 2007, 2007 Asia and South Pacific Design Automation Conference.

[46]  Houman Homayoun,et al.  InterLock: An Intercorrelated Logic and Routing Locking , 2020, 2020 IEEE/ACM International Conference On Computer Aided Design (ICCAD).

[47]  Ankur Srivastava,et al.  Mitigating SAT Attack on Logic Locking , 2016, CHES.

[48]  Hai Zhou,et al.  BeSAT: behavioral SAT-based attack on cyclic logic encryption , 2019, ASP-DAC.

[49]  Meng Li,et al.  Cyclic Obfuscation for Creating SAT-Unresolvable Circuits , 2017, ACM Great Lakes Symposium on VLSI.

[50]  Meng Li,et al.  KC2: Key-Condition Crunching for Fast Sequential Circuit Deobfuscation , 2019, 2019 Design, Automation & Test in Europe Conference & Exhibition (DATE).

[51]  Domenic Forte,et al.  Novel Bypass Attack and BDD-based Tradeoff Analysis Against All Known Logic Locking Attacks , 2017, CHES.

[52]  Andrey Mokhov,et al.  Formal Verification of Mixed Synchronous Asynchronous Systems Using Industrial Tools , 2018, 2018 24th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[53]  David Z. Pan,et al.  IP Protection and Supply Chain Security through Logic Obfuscation , 2019, ACM Trans. Design Autom. Electr. Syst..

[54]  Rajit Manohar,et al.  AMC: An Asynchronous Memory Compiler , 2019, 2019 25th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[55]  Jeyavijayan Rajendran,et al.  Security analysis of integrated circuit camouflaging , 2013, CCS.