A double RESURF LDMOS with drain profile engineering for improved ESD robustness

This letter reports a novel 50 V lateral power MOSFET structure that is self-protecting with respect to electrostatic discharge (ESD) strikes. This device features a double RESURF technique in conjunction with a deep drain engineered profile that eliminates soft leakage degradation after snapback, thus demonstrating immunity to filamentation. Maximum second breakdown current (I/sub t2/) of 16 mA//spl mu/m has been realized in a 100 ns transmission line pulse (TLP) measurement even with a higher holding voltage of 20 V. ESD protection level in excess of 5 kV with an equivalent human body model (HBM) has been shown to be feasible for this device without significant compromise in device size.

[1]  G. Reimbold,et al.  An attempt to explain thermally induced soft failures during low level ESD stresses: study of the differences between soft and hard NMOS failures. , 1997, Proceedings Electrical Overstress/Electrostatic Discharge Symposium.

[2]  B. Keppens,et al.  Design and analysis of new protection structures for smart power technology with controlled trigger and holding voltage , 2001, 2001 IEEE International Reliability Physics Symposium Proceedings. 39th Annual (Cat. No.00CH37167).

[3]  C. Duvvury,et al.  Lateral DMOS design for ESD robustness , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[4]  Philippe Perdu,et al.  Analysis and compact modeling of a vertical grounded-base n-p-n bipolar transistor used as ESD protection in a smart power technology , 2001 .

[5]  Wolfgang Fichtner,et al.  Analysis of lateral DMOS power devices under ESD stress conditions , 2000 .

[6]  D. S. Campbell,et al.  Thermal failure in semiconductor devices , 1990 .

[7]  V. Parthasarathy,et al.  SOA improvement by a double RESURF LDMOS technique in a power IC technology , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[8]  M. Stecher,et al.  Wide range control of the sustaining voltage of ESD protection elements realized in a smart power technology , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[9]  Ronghua Zhu,et al.  Implementation of high-side, high-voltage RESURF LDMOS in a sub-half micron smart power technology , 2001, Proceedings of the 13th International Symposium on Power Semiconductor Devices & ICs. IPSD '01 (IEEE Cat. No.01CH37216).