A digital hardware pulse-mode neuron with piecewise linear activation function

This paper proposes a new type of digital pulse-mode neuron that employs piecewise-linear function as its activation function. The neuron is implemented on field programmable gate array (FPGA) and tested by experiments. As well as theoretical analysis, the experimental results show that the piecewise-linear function of the proposed neuron is programmable and robust against the change in the number of input signals. To demonstrate the effect of piecewise-linear activation function, pulse-mode multilayer neural network with on-chip learning is implemented on FPGA with the proposed neuron, and its learning performance is verified by experiments. By approximating the sigmoid function by the piecewise-linear function, the convergence rate of the learning and generalization capability are improved.

[1]  Martin Schäfer,et al.  An accelerator for neural networks with pulse-coded model neurons , 1999, IEEE Trans. Neural Networks.

[2]  Hiroomi Hikawa Frequency-based multilayer neural network with on-chip learning and enhanced neuron characteristics , 1999, IEEE Trans. Neural Networks.

[3]  Frank C. Hoppensteadt,et al.  Pattern recognition via synchronization in phase-locked loop neural networks , 2000, IEEE Trans. Neural Networks Learn. Syst..

[4]  Michael A. Shanblatt,et al.  Random noise effects in pulse-mode digital multilayer neural networks , 1995, IEEE Trans. Neural Networks.

[5]  Geoffrey E. Hinton,et al.  Learning representations by back-propagating errors , 1986, Nature.

[6]  Yutaka Maeda,et al.  FPGA implementation of a pulse density neural network using simultaneous perturbation , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[7]  L. M. Reyneri A performance analysis of pulse stream neural and fuzzy computing systems , 1995 .

[8]  Hiroomi Hikawa,et al.  A new digital pulse-mode neuron with adjustable activation function , 2003, IEEE Trans. Neural Networks.

[9]  Thomas K. Miller,et al.  A digital architecture employing stochasticism for the simulation of Hopfield neural nets , 1989 .

[10]  Mona E. Zaghloul,et al.  VLSI implementation of synaptic weighting and summing in pulse coded neural-type cells , 1992, IEEE Trans. Neural Networks.

[11]  Mohamed I. Elmasry,et al.  The digi-neocognitron: a digital neocognitron neural network model for VLSI , 1992, IEEE Trans. Neural Networks.

[12]  T. Ikenaga,et al.  A DTCNN universal machine based on highly parallel 2-D cellular automata CAM/sup 2/ , 1998 .

[13]  Michael A. Shanblatt,et al.  Architecture and statistical model of a pulse-mode digital multilayer neural network , 1995, IEEE Trans. Neural Networks.

[14]  Yuzo Hirai,et al.  Hardware implementation of a PCA learning network by an asynchronous PDM digital circuit , 2000, Proceedings of the IEEE-INNS-ENNS International Joint Conference on Neural Networks. IJCNN 2000. Neural Computing: New Challenges and Perspectives for the New Millennium.

[15]  Antonio Torralba,et al.  Two digital circuits for a fully parallel stochastic neural network , 1995, IEEE Trans. Neural Networks.

[16]  Sun-Yuan Kung,et al.  Digital neural networks , 1993, Prentice Hall Information and System Sciences Series.