Test pattern embedding in sequential circuits through cellular automata

The embedding of test patterns into a sequential circuit is the main topic of this paper. Deterministic test patterns for the sequential circuit under test are chosen to be embedded into hybrid cellular automata (CA). Test identification and CA synthesis are performed in parallel thus overcoming results achieved by embedding pre-computed vectors. The theory of sequential test generation under such a constraint is provided and the feasibility of the proposed testing methodology is shown on benchmarks.

[1]  Franco Fummi,et al.  Fault detection in sequential circuits through functional testing , 1993, Proceedings of 1993 IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[2]  B. Kaminska,et al.  Cellular Automata Synthesis Based On Precomputed Test Vectors For Built-in Self-test , 1993, Proceedings of 1993 International Conference on Computer Aided Design (ICCAD).

[3]  Eduard Cerny,et al.  A Class of Test Generators for Built-In Testing , 1983, IEEE Transactions on Computers.

[4]  Sheldon B. Akers,et al.  Test set embedding in a built-in self-test environment , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[5]  Fabio Somenzi,et al.  Don't care sequences and the optimization of interacting finite state machines , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Wilfried Daehn,et al.  Hardware Test Pattern Generation for Built-In Testing , 1981, International Test Conference.

[7]  S. Wolfram.  Statistical mechanics of cellular automata , 1983 .

[8]  Robert K. Brayton,et al.  SIS : A System for Sequential Circuit Synthesis Electronics Research Laboratory Memorandum , 1992 .

[9]  Hugo De Man,et al.  Cellular automata based deterministic self-test strategies for programmable data paths , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Franco Fummi,et al.  Test generation for stuck-at and gate-delay faults in sequential circuits: a mixed functional/structural method , 1994, IEEE International Workshop on Defect and Fault Tolerance in VLSI Systems.

[11]  Howard C. Card,et al.  Cellular automata-based pseudorandom number generators for built-in self-test , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..