Low-power 850 nm optoelectronic integrated circuit receiver fabricated in 65 nm complementary metal-oxide semiconductor technology

The authors present a low-power 850 nm Si optoelectronic integrated circuit (OEIC) receiver fabricated in standard 65 nm complementary metal–oxide semiconductor (CMOS) technology. They analyse power consumption of previously reported CMOS OEIC receivers and determine the authors receiver architecture for low-power operation. Their OEIC receiver consists of a CMOS-compatible avalanche photodetector and electronic circuits that include an inverter-based transimpedance amplifier, a tunable equaliser and a post amplifier. With the fabricated OEIC receiver, they successfully demonstrate 8 Gb/s operation with a bit-error rate <10−12 at incident optical power of −4.5 dBm. Their OEIC receiver consumes 5 mW with 1.2 V supply voltage. To the best of their knowledge, their OEIC receiver achieves the lowest energy efficiency among 850 nm CMOS OEIC receivers.

[1]  Ashok V. Krishnamoorthy,et al.  10-Gbps, 5.3-mW Optical Transmitter and Receiver Circuits in 40-nm CMOS , 2012, IEEE Journal of Solid-State Circuits.

[2]  David A. Johns,et al.  A CMOS optical preamplifier for wireless infrared communications , 1999 .

[3]  Wei-Zen Chen,et al.  A 2.5 Gbps CMOS Fully Integrated Optical Receicer with Lateral PIN Detector , 2007, 2007 IEEE Custom Integrated Circuits Conference.

[4]  Azita Emami-Neyestanak,et al.  A 24-Gb/s Double-Sampling Receiver for Ultra-Low-Power Optical Communication , 2013, IEEE Journal of Solid-State Circuits.

[5]  Sung Min Park,et al.  10 gbit/s 0.0065 mm 2 6 mw analogue adaptive equaliser utilising negative capacitance , 2009 .

[6]  B. Nauta,et al.  A 3-Gb/s optical detector in standard CMOS for 850-nm optical communication , 2005, IEEE Journal of Solid-State Circuits.

[7]  C. L. Schow,et al.  25-Gb/s 6.5-pJ/bit 90-nm CMOS-Driven Multimode Optical Link , 2012, IEEE Photonics Technology Letters.

[8]  Michiel Steyaert,et al.  A high-speed 850-nm optical receiver front-end in 0.18-/spl mu/m CMOS , 2006, IEEE Journal of Solid-State Circuits.

[9]  Michiel Steyaert,et al.  A high-speed 850-nm optical receiver front-end in 0.18-μm CMOS , 2006 .

[10]  Anthony Chan Carusone,et al.  A 5-Gbit/s CMOS Optical Receiver With Integrated Spatially Modulated Light Detector and Equalization , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[11]  Horst Zimmermann,et al.  Optical Receiver Using Noise Cancelling With an Integrated Photodiode in 40 nm CMOS Technology , 2013, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Wei-Zen Chen,et al.  A 3.125 Gbps CMOS fully integrated optical receiver with adaptive analog equalizer , 2007, 2007 IEEE Asian Solid-State Circuits Conference.

[13]  Chuan Yi Tang,et al.  A 2.|E|-Bit Distributed Algorithm for the Directed Euler Trail Problem , 1993, Inf. Process. Lett..

[14]  F. Tavernier,et al.  High-Speed Optical Receivers With Integrated Photodiode in 130 nm CMOS , 2009, IEEE Journal of Solid-State Circuits.

[15]  Mark Ingels,et al.  A 1-Gb/s, 0.7-/spl mu/m CMOS optical receiver with full rail-to-rail output swing , 1999 .

[16]  S. Decoutere,et al.  Impact of technology scaling on the input and output features of RF-MOSFETs: effects and modeling , 2003, ESSDERC '03. 33rd Conference on European Solid-State Device Research, 2003..

[17]  Liang-Hung Lu,et al.  A 10-Gb/s Inductorless CMOS Limiting Amplifier With Third-Order Interleaving Active Feedback , 2007, IEEE Journal of Solid-State Circuits.

[18]  Myung-Jae Lee,et al.  Equivalent Circuit Model for Si Avalanche Photodetectors Fabricated in Standard CMOS Process , 2008, IEEE Electron Device Letters.

[19]  Woo-Young Choi,et al.  10-Gb/s 850-nm CMOS OEIC Receiver With a Silicon Avalanche Photodetector , 2012, IEEE Journal of Quantum Electronics.

[20]  Henrik Sjöland,et al.  Photodiodes in deep submicron CMOS process for fully integrated optical receivers , 2013, 2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC).

[21]  Sung Min Park,et al.  An 8.5-Gb/s Fully Integrated CMOS Optoelectronic Receiver Using Slope-Detection Adaptive Equalizer , 2010, IEEE Journal of Solid-State Circuits.

[22]  Hyo-Soon Kang,et al.  Si avalanche photodetectors fabricated in standard complementary metal-oxide-semiconductor process , 2007 .

[23]  A. Rousson,et al.  A multi-lane optical receiver with integrated photodiodes in 90nm standard CMOS , 2012, OFC/NFOEC.

[24]  A. Polzer,et al.  Avalanche Double Photodiode in 40-nm Standard CMOS Technology , 2013, IEEE Journal of Quantum Electronics.

[25]  Woo-Young Choi,et al.  Effects of Guard-Ring Structures on the Performance of Silicon Avalanche Photodetectors Fabricated With Standard CMOS Technology , 2012, IEEE Electron Device Letters.

[26]  Wei-Zen Chen,et al.  A 20-Gb/s optical receiver with integrated photo detector in 40-nm CMOS , 2013, 2013 IEEE Asian Solid-State Circuits Conference (A-SSCC).

[27]  Yun-Sik Lee,et al.  Fully integrated serial-link receiver with optical interface for long-haul display interconnects , 2012, IET Circuits Devices Syst..

[28]  M. Ingels,et al.  A 1-Gb/s, 0.7-μm CM+ OS optical receiver with full rail-to-rail output swing , 1999, IEEE J. Solid State Circuits.

[29]  Yu-Wei Chang,et al.  A 10-Gb/s OEIC with Meshed Spatially-Modulated Photo Detector in 0.18-$\mu{\hbox {m}}$ CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[30]  Woo-Young Choi,et al.  A fully-integrated 12.5-Gb/s 850-nm CMOS optical receiver based on a spatially-modulated avalanche photodetector. , 2014, Optics express.