Analytical unified threshold voltage model of short-channel FinFETs and implementation

Abstract In this work, an analytical compact model for the threshold voltage Vt of double-gate (DG) and tri-gate (TG) FinFETs is proposed. The DG FinFET Vt model is extended to TG FinFET Vt model using effective parameters capturing the electrostatic control of the top gate over the short-channel effects. The results of the model are compared with the results of a numerical device simulator for a wide range of the channel length, the fin height and the fin width. The overall results reveal the very good accuracy of the proposed model. The Vt model has been validated by developing a Verilog-A code and comparing the results derived by the Spectre simulator and the Verilog-A code with simulation results.

[1]  Lei Ma,et al.  Analytical threshold voltage model with TCAD simulation verification for design and evaluation of tri-gate MOSFETs , 2007 .

[2]  Tahir Ghani,et al.  Scaling challenges and device design requirements for high performance sub-50 nm gate length planar CMOS transistors , 2000, 2000 Symposium on VLSI Technology. Digest of Technical Papers (Cat. No.00CH37104).

[3]  D. Flandre,et al.  A 3-D Analytical Physically Based Model for the Subthreshold Swing in Undoped Trigate FinFETs , 2007, IEEE Transactions on Electron Devices.

[4]  Sorin Cristoloveanu,et al.  Lateral coupling and immunity to substrate effect in ΩFET devices , 2006 .

[5]  A. Kloes,et al.  Three-Dimensional Closed-Form Model for Potential Barrier in Undoped FinFETs Resulting in Analytical Equations for $V_{T}$ and Subthreshold Slope , 2008, IEEE Transactions on Electron Devices.

[6]  D. Monroe,et al.  Analytic description of short-channel effects in fully-depleted double-gate and cylindrical, surrounding-gate MOSFETs , 2000, IEEE Electron Device Letters.

[7]  G. Pei,et al.  FinFET design considerations based on 3-D simulation and analytical modeling , 2002 .

[8]  G. Ghibaudo,et al.  Semi-Analytical Modeling of Short-Channel Effects in Si and Ge Symmetrical Double-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.

[9]  Kazuo Terada,et al.  Comparison of MOSFET-threshold-voltage extraction methods , 2001 .

[10]  Tor A. Fjeldly,et al.  2D modelling of nanoscale double gate silicon-on-insulator MOSFETs using conformal mapping , 2006 .

[11]  G. Ghibaudo,et al.  Semianalytical Modeling of Short-Channel Effects in Lightly Doped Silicon Trigate MOSFETs , 2008, IEEE Transactions on Electron Devices.

[12]  Jean-Pierre Colinge,et al.  Quantum-mechanical effects in nanometer scale MuGFETs , 2008 .

[13]  Juin J. Liou,et al.  A review of recent MOSFET threshold voltage extraction methods , 2002, Microelectron. Reliab..

[14]  O. Faynot,et al.  Multiple gate devices: advantages and challenges , 2005 .

[15]  Vivek De,et al.  Intrinsic MOSFET parameter fluctuations due to random dopant placement , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[16]  G. Ghibaudo,et al.  Threshold Voltage Model for Short-Channel Undoped Symmetrical Double-Gate MOSFETs , 2008, IEEE Transactions on Electron Devices.

[17]  A. Tasch,et al.  Experimental determination of threshold voltage shifts due to quantum mechanical effects in MOS electron and hole inversion layers , 1997, IEEE Electron Device Letters.

[18]  B. Iniguez,et al.  Two-Dimensional Analytical Threshold Voltage and Subthreshold Swing Models of Undoped Symmetric Double-Gate MOSFETs , 2007, IEEE Transactions on Electron Devices.

[19]  Fang-I Lai,et al.  Investigation of GaN-based light-emitting diodes using double photonic crystal patterns , 2011 .

[20]  Joao Antonio Martino,et al.  Threshold voltages of SOI MuGFETs , 2008 .

[21]  Mitiko Miura-Mattausch,et al.  Physically-based threshold voltage determination for MOSFET's of all gate lengths , 1999 .

[22]  E. Harrell,et al.  A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs , 2003 .

[23]  Chih-Hong Hwang,et al.  Effect of Fin Angle on Electrical Characteristics of Nanoscale Round-Top-Gate Bulk FinFETs , 2007, IEEE Transactions on Electron Devices.

[24]  O. Faynot,et al.  A Model of Fringing Fields in Short-Channel Planar and Triple-Gate SOI MOSFETs , 2007, IEEE Transactions on Electron Devices.

[25]  Gerard Ghibaudo,et al.  Analytical threshold voltage model for lightly doped short-channel tri-gate MOSFETs , 2011 .

[26]  Ken Kundert,et al.  The designer's guide to Verilog-AMS , 2004 .

[27]  Gerard Ghibaudo,et al.  Experimental characterization of the subthreshold leakage current in triple-gate FinFETs , 2009 .