Ultra high gain CMOS Op-Amp design using self-cascoding and positive feedback

This paper presents an ultra high gain two stage CMOS Operational Amplifier which is designed using self-cascoding and positive feedback technique in order to provide gain enhancement. By comparing the circuit with other designed circuits it has been shown that applying positive feedback increases the gain of the Op-Amp without affecting other properties of the amplifier. The proposed circuit is designed in 45 nm technology using Cadence Virtuoso Analog Design Environment tool at ±1 V supply. The Op-Amp is designed to achieve a high gain of 141 dB while maintaining a UGB of 101 MHz and phase margin of 60°. The simulation results conforms the estimated theoretical improvements. The dependence of various properties such as slew rate, UGB, settling time and phase margin of the designed Op-Amp on compensating capacitor CC has also been analyzed in this paper. Finally, the simulation results have been compared with a previously reported Op-Amp utilizing positive feedback technique.

[1]  Sudhanshu Shekhar Jamuar,et al.  Low voltage analog circuit design techniques , 2002 .

[2]  Phillip E Allen,et al.  CMOS Analog Circuit Design , 1987 .

[3]  Randall L. Geiger,et al.  Positive feedback gain-enhancement techniques for amplifier design , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[4]  José Silva-Martínez,et al.  The Recycling Folded Cascode: A General Enhancement of the Folded Cascode Amplifier , 2009, IEEE Journal of Solid-State Circuits.

[5]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation , 1997 .

[6]  K. V. Noren,et al.  Gain-enhancement differential amplifier using positive feedback , 2012, 2012 IEEE 55th International Midwest Symposium on Circuits and Systems (MWSCAS).

[7]  Khayrollah Hadidi,et al.  An enhanced folded cascode Op-Amp using positive feedback and bulk amplification in 0.35 μm CMOS process , 2011 .

[8]  David J. Comer,et al.  A high-gain complementary metal-oxide semiconductor op amp using composite cascode stages , 2010 .

[9]  Ramesh Harjani,et al.  Partial positive feedback for gain enhancement of low-power CMOS otas , 1995 .

[10]  Carlo H. Séquin,et al.  Automatic layout generation for CMOS operational amplifiers , 1988, [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers.

[11]  David J. Comer,et al.  A high-gain, low-power CMOS op amp using composite cascode stages , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[12]  Mohammad M. Ahmadi,et al.  A new modeling and optimization of gain-boosted cascode amplifier for high-speed and low-voltage applications , 2006, IEEE Transactions on Circuits and Systems II: Express Briefs.

[13]  Randall L. Geiger,et al.  All digital transistor high gain operational amplifier using positive feedback technique , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[14]  Behzad Razavi,et al.  Design of Analog CMOS Integrated Circuits , 1999 .

[15]  Mohammad Taherzadeh-Sani,et al.  A 1-V Process-Insensitive Current-Scalable Two-Stage Opamp With Enhanced DC Gain and Settling Behavior in 65-nm Digital CMOS , 2011, IEEE Journal of Solid-State Circuits.

[16]  Mark Pude,et al.  Amplifier gain enhancement with positive feedback , 2010, 2010 53rd IEEE International Midwest Symposium on Circuits and Systems.

[17]  Ramón González Carvajal,et al.  Low-voltage gm-enhanced CMOS differential pairs using positive feedback , 2010, Proceedings of 2010 IEEE International Symposium on Circuits and Systems.

[18]  Khayrollah Hadidi,et al.  Fast-settling CMOS Op-Amp with improved DC-gain , 2012 .

[19]  D.J. Allstot.  A precision variable-supply CMOS comparator , 1982, IEEE Journal of Solid-State Circuits.

[20]  Donald T. Comer,et al.  The utility of the composite cascode in analog CMOS design , 2004 .

[21]  H.S. Abdel-Aty-Zohdy,et al.  Compact high gain CMOS op amp design using comparators , 1997, Proceedings of 40th Midwest Symposium on Circuits and Systems. Dedicated to the Memory of Professor Mac Van Valkenburg.

[22]  R. Jacob Baker,et al.  CMOS Circuit Design, Layout, and Simulation, Second Edition , 2004 .

[23]  Hossein Shamsi,et al.  A new two-stage Op-Amp using hybrid cascode compensation, bulk-driven, and positive feedback techniques , 2010, Proceedings of the 8th IEEE International NEWCAS Conference 2010.

[24]  Randall L. Geiger,et al.  A high gain strategy with positive-feedback gain enhancement technique , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).