Prevention of Hardware Trojan by Reducing Unused Pins and AES in FPGA
暂无分享,去创建一个
[1] Qiang Liu,et al. A survey of hardware Trojan threat and defense , 2016, Integr..
[2] Swarup Bhunia,et al. Hardware trojan attacks in FPGA devices: threat analysis and effective counter measures , 2014, GLSVLSI '14.
[3] Benjamin Carrion Schafer,et al. Hardware Trojan Detection in Behavioral Intellectual Properties (IP's) Using Property Checking Techniques , 2017, IEEE Transactions on Emerging Topics in Computing.
[4] M. Tarek Ibn Ziad,et al. Homomorphic Data Isolation for Hardware Trojan Protection , 2015, 2015 IEEE Computer Society Annual Symposium on VLSI.
[5] Fayez Gebali,et al. Classification of hardware trojan detection techniques , 2015, 2015 Tenth International Conference on Computer Engineering & Systems (ICCES).
[6] G. Harish,et al. Detection and analysis of hardware trojan using scan chain method , 2015, 2015 19th International Symposium on VLSI Design and Test.
[7] Miodrag Potkonjak,et al. Self-Consistency and Consistency-Based Detection and Diagnosis of Malicious Circuitry , 2014, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[8] Siavash Bayat Sarmadi,et al. FPGA-Based Protection Scheme against Hardware Trojan Horse Insertion Using Dummy Logic , 2015, IEEE Embedded Systems Letters.
[9] Mark Mohammad Tehranipoor,et al. BISA: Built-in self-authentication for preventing hardware Trojan insertion , 2013, 2013 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST).
[10] Morteza Saheb Zamani,et al. Improving hardware Trojan detection by retiming , 2015, Microprocess. Microsystems.
[11] Mark Mohammad Tehranipoor,et al. An Experimental Analysis of Power and Delay Signal-to-Noise Requirements for Detecting Trojans and Methods for Achieving the Required Detection Sensitivities , 2011, IEEE Transactions on Information Forensics and Security.