Tricks and Traps

Simulation time and user time can be distinguished in the VHDL world. For beginners, this can lead to very surprising behavior of VHDL descriptions.