XOR gate based low-cost configurable RO PUF

A Physical Unclonable Function (PUF) is often used to uniquely identify an integrated circuit by extracting its internal random differences using so-called Challenge Response Pairs (CRPs). As CRPs include unique information about the underlying hardware variations, PUF design is a promising approach to provide authentication and IP-protection capabilities. In this paper, an XOR-gate-based configurable Ring Oscillator (RO) PUF (denoted as XCRO PUF) is presented. This XCRO PUF can generate more CRPs compared with state-of-the-art PUF designs by using the same number of configurable logic blocks (CLBs) in an FPGA implementation. This design is implemented in the Xilinx Spartan-6 XC6SLX9 FPGAs with fixed locations for the XCROs (placed within a ring to improve its uniqueness). The XCRO PUF shows better uniqueness and reliability than other PUF designs. Moreover, a XCRO PUF consumes only 12.5% of the hardware resources to generate a 1-bit response compared with other CRO PUFs implemented in FPGA.

[1]  Jorge Guajardo,et al.  Extended abstract: The butterfly PUF protecting IP on every FPGA , 2008, 2008 IEEE International Workshop on Hardware-Oriented Security and Trust.

[2]  Jorge Guajardo,et al.  FPGA Intrinsic PUFs and Their Use for IP Protection , 2007, CHES.

[3]  A. Floren,et al.  ' " ' " ' " . " ' " " " " " ' " ' " " " " " : ' " 1 , 2001 .

[4]  Máire O'Neill,et al.  A Reconfigurable Memory PUF Based on Tristate Inverter Arrays , 2016, 2016 IEEE International Workshop on Signal Processing Systems (SiPS).

[5]  Máire O'Neill,et al.  Low-cost configurable ring oscillator PUF with improved uniqueness , 2016, 2016 IEEE International Symposium on Circuits and Systems (ISCAS).

[6]  Abhranil Maiti,et al.  Improved Ring Oscillator PUF: An FPGA-friendly Secure Primitive , 2011, Journal of Cryptology.

[7]  Stephen A. Benton,et al.  Physical one-way functions , 2001 .

[8]  Marten van Dijk,et al.  A technique to build a secret key in integrated circuits for identification and authentication applications , 2004, 2004 Symposium on VLSI Circuits. Digest of Technical Papers (IEEE Cat. No.04CH37525).

[9]  Srinivas Devadas,et al.  Silicon physical random functions , 2002, CCS '02.

[10]  G. Edward Suh,et al.  Physical Unclonable Functions for Device Authentication and Secret Key Generation , 2007, 2007 44th ACM/IEEE Design Automation Conference.

[11]  David Naccache,et al.  Towards Hardware-Intrinsic Security - Foundations and Practice , 2010, Information Security and Cryptography.

[12]  Máire O'Neill,et al.  RO PUF design in FPGAs with new comparison strategies , 2015, 2015 IEEE International Symposium on Circuits and Systems (ISCAS).

[13]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .