Q8WARE: Synthesis Tool for Network-on-Chip Applications

Setting up of an assembly line for the manufacturing of application-specific integrated circuits (ASICs) is very expensive, which may cost in the range of several hundred million dollars, and may take several manpower years. In this paper, we present Q8WARE tool, which is a small-scale version of an ASIC assembly line through the usage of Altera education FPGA board (UP2) and Verilog Q8WARE is adaptable for the manufacturing heterogeneous ASICs through the reusability of hardware modules between heterogeneous ICs. We have explored the implementation of a token ring to be used as a network-on-chip (NoC) with various protocol reconfigurations

[1]  Axel Jantsch,et al.  A network on chip architecture and design methodology , 2002, Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002.

[2]  Alain Greiner,et al.  A generic architecture for on-chip packet-switched interconnections , 2000, DATE '00.

[3]  Radu Marculescu,et al.  Enabling on-chip diversity through architectural communication design , 2004, ASP-DAC 2004: Asia and South Pacific Design Automation Conference 2004 (IEEE Cat. No.04EX753).

[4]  Gordon J. Brebner,et al.  Networking on chip with platform FPGAs , 2003, Proceedings. 2003 IEEE International Conference on Field-Programmable Technology (FPT) (IEEE Cat. No.03EX798).

[5]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[6]  Sami J. Habib,et al.  Synthesis and optimization of application-specific intranets , 2001 .

[7]  Tung-Sang Ng,et al.  Partial-encryption technique for intellectual property protection of FPGA-based products , 2000, IEEE Trans. Consumer Electron..

[8]  Sami J. Habib,et al.  i-CAD: a rapid prototyping CAD tool for intranet design , 2003, 14th IEEE International Workshop on Rapid Systems Prototyping, 2003. Proceedings..

[9]  Patrick Schaumont,et al.  Integrated modeling and generation of a reconfigurable network-on-chip , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..