Minimization of Digital Combinational Circuit using Genetic programming with modified fitness function

Evolutionary Multi-objective optimization using Genetic Algorithms (GA) are proven more powerful and efficient methods for optimization of complex digital circuit problems. In this paper, Genetic programming (GP) has been used based on GA to automate the design of the Digital Combinational Circuit. It is desired to minimize the total number of gates used and number of generations for evolved circuit. GP helps in evaluating the fitness for the circuits that is being evolved by GA. Here, evaluation is performed for the best fitness, average fitness and least fitness with the use of different gates used in GP. Results show, with the use of new constraint evaluation function and fitness function leads to improvement in number of generation, elapsed time and minimization in number of gates used in designing.

[1]  M. Bialko,et al.  Evolutionary design of combinational digital circuits: State of the art, main problems, and future trends , 2008, 2008 1st International Conference on Information Technology.

[2]  Sushil J. Louis,et al.  Genetic algorithms as a computational tool for design , 1993 .

[3]  Chong Kok Hen.  Design and Development of Automated Digital Circuit Structure Base on Evolutionary Algorithm Method , 2011 .

[4]  Anjomshoa Mehdi,et al.  Evolutionary design and optimization of digital Circuits using Imperialist Competitive Algorithm , 2011 .

[5]  Adam Slowik,et al.  Evolutionary design and optimization of combinational digital circuits with respect to transistor count , 2006 .

[6]  Tatiana Kalganova,et al.  Evolving more efficient digital circuits by allowing circuit layout evolution and multi-objective fitness , 1999, Proceedings of the First NASA/DoD Workshop on Evolvable Hardware.

[7]  J. R. Greene,et al.  Simulated Evolution and Adaptive Search in Engineering Design — Experiences at the University of Cape Town , 1998 .

[8]  Carlos A. Coello Coello,et al.  Evolutionary multiobjective design of combinational logic circuits , 2000, Proceedings. The Second NASA/DoD Workshop on Evolvable Hardware.

[9]  Adam Slowik,et al.  Design and Multi-Objective Optimization of Combinational Digital Circuits Using Evolutionary Algorithm with Multi-Layer Chromosomes , 2008, ICAISC.

[10]  Trailokya Nath Sasamal,et al.  Minimization of combinational digital circuit using genetic algorithm , 2015, 2015 IEEE International Conference on Computational Intelligence and Computing Research (ICCIC).

[11]  P. Mythili,et al.  A faster 2D technique for the design of combinational digital circuits using Genetic Algorithm , 2012, 2012 International Conference on Power, Signals, Controls and Computation.

[12]  Ali Mahani,et al.  A new automated design and optimization method of CMOS logic circuits based on Modified Imperialistic Competitive Algorithm , 2014, Appl. Soft Comput..

[13]  Carlos A. Coello Coello,et al.  Design of combinational logic circuits through an evolutionary multiobjective optimization approach , 2002, Artificial Intelligence for Engineering Design, Analysis and Manufacturing.

[14]  Vili Podgorelec,et al.  Optimization of Combinational Logic Circuits with Genetic Programming , 2013 .

[15]  Hazem M. Abbas,et al.  Combinational circuit design using evolutionary algorithms , 2003, CCECE 2003 - Canadian Conference on Electrical and Computer Engineering. Toward a Caring and Humane Technology (Cat. No.03CH37436).

[16]  Seyyed Mohammadreza Hesami,et al.  Developing a simple-to-use predictive model for prediction of hydrate formation temperature , 2017 .

[17]  Randy L. Haupt,et al.  Practical Genetic Algorithms , 1998 .