Challenges in embedded memory design and test
暂无分享,去创建一个
[1] Chang Hong,et al. Determining redundancy requirements for memory arrays with critical area analysis , 1999, Records of the 1999 IEEE International Workshop on Memory Technology, Design and Testing.
[2] Francky Catthoor,et al. Custom Memory Management Methodology , 1998, Springer US.
[3] Yervant Zorian,et al. An approach for evaluation of redundancy analysis algorithms , 2001, Proceedings 2001 IEEE International Workshop on Memory Technology, Design and Testing.
[4] Y. Zorian. Embedding infrastructure IP for SOC yield improvement , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).
[5] Francky Catthoor,et al. Custom Memory Management Methodology: Exploration of Memory Organisation for Embedded Multimedia System Design , 1998 .
[6] Betty Prince. High Performance Memories: New Architecture DRAMs and SRAMs — Evolution and Function , 1996 .
[7] Betty Prince. Semiconductor Memories: A Handbook of Design, Manufacture and Application , 1992 .
[8] Betty Prince. Emerging Memories: Technologies and Trends , 2007 .
[9] Yervant Zorian. Embedding infrastructure IP for SOC yield improvement , 2002, DAC '02.
[10] Norbert Wehn,et al. Embedded DRAM Development: Technology, Physical Design, and Application Issues , 2001, IEEE Des. Test Comput..
[11] A. Shubat. Perspectives: Moving the market to embedded memory , 2001 .
[12] Subramanian S. Iyer,et al. Embedded DRAM technology: opportunities and challenges , 1999 .