A Novel PSR Enhancement Technique for Full on-Chip Low-Dropout Regulator
暂无分享,去创建一个
[1] P. Allen,et al. Optimized frequency-shaping circuit topologies for LDOs , 1998 .
[2] T. Karnik,et al. Area-efficient linear regulator with ultra-fast load regulation , 2005, IEEE Journal of Solid-State Circuits.
[3] Gabriel A. Rincon-Mora,et al. A low-voltage, low quiescent current, low drop-out regulator , 1998, IEEE J. Solid State Circuits.
[4] K. Leung,et al. A capacitor-free CMOS low-dropout regulator with damping-factor-control frequency compensation , 2003, IEEE J. Solid State Circuits.
[5] Ahmed Amer,et al. A 25mA 0.13µm CMOS LDO regulator with power-supply rejection better than −56dB up to 10MHz using a feedforward ripple-cancellation technique , 2009, 2009 IEEE International Solid-State Circuits Conference - Digest of Technical Papers.
[6] José Silva-Martínez,et al. A frequency compensation scheme for LDO voltage regulators , 2004, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Johan H. Huijsing,et al. A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure , 1992 .
[8] Gabriel A. Rincón-Mora,et al. A 5mA 0.6μm CMOS Miller-Compensated LDO Regulator with -27dB Worst-Case Power-Supply Rejection Using 60pF of On-Chip Capacitance , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.