Aesop: A Tool for Automated Transistor Sizing

This work addresses the problem of automating the electrical optimization of combinatorial MOS circuits. Improvements to a circuit's speed, area and power consumption are sought through modifications to the transistor sizes in the circuit; no changes in the circuit structure, number of gates or clocking are introduced. Linear algorithms are presented for computing optimal transistor sizes to minimize delay, area or power. These algorithms are implemented in an interactive tool, Aesop. Aesop is a powerful and fast "what-if" tool that allows the designer to explore the space of designs having optimal transistor sizes. When compared to manual designs, the circuits produced by Aesop are typically faster or have substantially lower area and power consumption. Compared to untuned circuits, Aesop typically increases circuit speed by a factor of 2 to 4. Alternatively, power consumption and transistor area can be reduced by 25 -- 50% with no sacrifice in circuit speed. These improvements are computed interactively on a professional workstation for circuits containing thousands of transistors.

[1]  M.D. Matson,et al.  Macromodeling and Optimization of Digital MOS VLSI Circuits , 1986, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[2]  Stephen Mathias Trimberger.  Automated performance optimization of custom integrated circuits , 1981 .

[3]  Norman P. Jouppi,et al.  Timing Analysis for nMOS VLSI , 1983, 20th Design Automation Conference Proceedings.

[4]  Jack. Newville.  Paper 7 , 2019, RevMED.

[5]  John K. Ousterhout.  Switch-Level Delay Models for Digital MOS VLSI , 1984, 21st Design Automation Conference Proceedings.

[6]  Kye S. Hedlund.  Electrical Optimization of PLAs , 1985, 22nd ACM/IEEE Design Automation Conference.

[7]  Albert E. Ruehli,et al.  An experimental system for power/timing optimization of LSI chips , 1977, DAC '77.

[8]  Albert E. Ruehli,et al.  Analytical power/timing optimization technique for digital system , 1977, DAC '77.

[9]  C.M. Lee,et al.  An algorithm for CMOS timing and area optimization , 1984, IEEE Journal of Solid-State Circuits.

[10]  Abbas El Gamal,et al.  Area-delay optimization of programmable logic arrays , 1986 .

[11]  John K. Ousterhout.  Crystal: a Timing Analyzer for nMOS VLSI Circuits , 1983 .

[12]  Lance A. Glasser,et al.  Delay and Power Optimization in VLSI Circuits , 1984, 21st Design Automation Conference Proceedings.

[13]  Takeshi Tokuda,et al.  Delay-Time Modeling for ED MOS Logic LSI , 1983, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[14]  Philip E. Gill,et al.  Practical optimization , 1981 .