A Design Methodology For The High-level Synthesis Of Fault-tolerant Asics

[1]  A. Orailoglu,et al.  Scheduling with rollback constraints in high-level synthesis of self-recovering ASICs , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[2]  Ramesh Karri,et al.  Transformation-based high-level synthesis of fault-tolerant ASICs , 1992, [1992] Proceedings 29th ACM/IEEE Design Automation Conference.

[3]  Ramesh Karri,et al.  High-level synthesis of fault-tolerant ASICs , 1992, [Proceedings] 1992 IEEE International Symposium on Circuits and Systems.

[4]  Miodrag Potkonjak,et al.  Optimizing resource utilization using transformations , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.

[5]  Kishor S. Trivedi,et al.  Reliability estimation of fault-tolerant systems: tools and techniques , 1990, Computer.

[6]  D. Siewiorek,et al.  ASSURE: automated design for dependability , 1990, 27th ACM/IEEE Design Automation Conference.

[7]  Alice C. Parker,et al.  The high-level synthesis of digital systems , 1990, Proc. IEEE.

[8]  Mohamed I. Elmasry,et al.  Architectural synthesis for DSP silicon compilers , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Alice C. Parker,et al.  Sehwa: a software package for synthesis of pipelines from behavioral specifications , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..