Accurate evaluation of Ge metal—insulator—semiconductor interface properties

To accurately evaluate the Ge metal-insulator-semiconductor (MIS) interface trap density (Dit) by employing the conventional method for Si MIS capacitors on Ge MIS capacitors, we have investigated the impact of majority and minority carrier responses on C-V curves and/or the energy distributions of Dit. It is found that the high-frequency C-V curve, which does not include the majority carrier response with interface traps, cannot be obtained near room temperature (RT) even at 1 MHz. Therefore, to accurately evaluate the Dit values using the Terman method, the C-V curve has to be measured at an appropriate temperature. Furthermore, in the conductance method, evaluations by the model including the narrow bandgap effects are needed to obtain accurate Dit of the Ge MIS interface near RT. Through such accurate evaluation, the interface properties with different kinds of interfacial layers have been investigated. Although the GeO2/Ge interface has a low Dit and a fixed oxide charge density, the total charged ce...

[1]  A. Dimoulas,et al.  Intrinsic carrier effects in HfO2–Ge metal–insulator–semiconductor capacitors , 2005 .

[2]  M. Harada,et al.  Importance of minority carrier response in accurate characterization of Ge metal-insulator-semiconductor interface traps , 2009 .

[3]  Chi On Chui,et al.  On the Correct Extraction of Interface Trap Density of MOS Devices With High-Mobility Semiconductor Substrates , 2008, IEEE Transactions on Electron Devices.

[4]  E. H. Nicollian,et al.  The si-sio, interface – electrical properties as determined by the metal-insulator-silicon conductance technique , 1967 .

[5]  H. Grubin The physics of semiconductor devices , 1979, IEEE Journal of Quantum Electronics.

[6]  Tomonori Nishimura,et al.  Ge/GeO2 Interface Control with High-Pressure Oxidation for Improving Electrical Characteristics , 2009 .

[7]  C. N. Berglund Surface states at steam-grown silicon-silicon dioxide interfaces , 1966 .

[8]  Satoshi Hashimoto,et al.  Electrical Characterization of Germanium Oxide/Germanium Interface Prepared by Electron-Cyclotron-Resonance Plasma Irradiation , 2005 .

[9]  Shinichi Takagi,et al.  Effects of Si passivation on Ge metal-insulator-semiconductor interface properties and inversion-layer hole mobility , 2008 .

[10]  L. Terman An investigation of surface states at a silicon/silicon oxide interface employing metal-oxide-silicon diodes , 1962 .

[11]  F. Maeda,et al.  Thermal decomposition pathway of Ge and Si oxides: observation of a distinct difference , 2000 .

[12]  K. Saraswat,et al.  Ge (100) and (111) N- and P-FETs With High Mobility and Low- $T$ Mobility Characterization , 2009, IEEE Transactions on Electron Devices.

[13]  N. Taoka,et al.  Effects of ambient conditions in thermal treatment for Ge(0 0 1) surfaces on Ge–MIS interface properties , 2006, 2006 International SiGe Technology and Device Meeting.

[14]  Mitsuru Takenaka,et al.  Evidence of low interface trap density in GeO2∕Ge metal-oxide-semiconductor structures fabricated by thermal oxidation , 2008 .

[15]  J. R. Brews,et al.  Surface Potential Fluctuations Generated by Interface Charge Inhomogeneities in MOS Devices , 1972 .

[16]  Toshio Ogino,et al.  Oxidation of Ge(100) and Ge(111) surfaces: an UPS and XPS study , 1995 .