Single Flux Quantum Circuit Technology and CAD overview

Single Flux Quantum (SFQ) electronic circuits originated with the advent of Rapid Single Flux Quantum (RSFQ) logic in 1985 and have since evolved to include more energy-efficient technologies such as ERSFQ and eSFQ. SFQ logic circuits, based on the manipulation of quantized flux pulses, have been demonstrated to run at clock speeds in excess of 120 GHz, and with bit-switch energy below 1 aJ. Small SFQ microprocessors have been developed, but characteristics inherent to SFQ circuits and the lack of circuit design tools have hampered the development of large SFQ systems. SFQ circuit characteristics include fan-out of one and the subsequent demand for pulse splitters, gate-level clocking, susceptibility to magnetic fields and sensitivity to intra-gate and inter-gate inductance. Superconducting interconnects propagate data pulses at the speed of light, but suffer from reflections at vias that attenuate transmitted pulses. The recently started IARPA SuperTools program aims to deliver SFQ Computer-Aided Design (CAD) tools that can enable the successful design of 64 bit RISC processors given the characteristics of SFQ circuits. A discussion on the technology of SFQ circuits and the most modern SFQ fabrication processes is presented, with a focus on the unique electronic design automation CAD requirements for the design, layout and verification of SFQ circuits.

[1]  Coenrad J. Fourie,et al.  Three-dimensional multi-terminal superconductive integrated circuit inductance extraction , 2011 .

[2]  Yingjie Jay Guo,et al.  Simulation of HTS Josephson Mixers , 2016, IEEE Transactions on Applied Superconductivity.

[3]  Massoud Pedram,et al.  Logic Optimization, Complex Cell Design, and Retiming of Single Flux Quantum Circuits , 2018, IEEE Transactions on Applied Superconductivity.

[4]  Gavin Burnell,et al.  SCENET roadmap for superconductor digital electronics , 2006 .

[5]  M. Yu. Kupriyanov,et al.  3D-MLSI: software package for inductance calculation in multilayer superconducting integrated circuits , 2001 .

[6]  H.R. Gerber,et al.  Complete Monte Carlo model description of lumped-element RSFQ logic circuits , 2005, IEEE Transactions on Applied Superconductivity.

[7]  Q.P. Herr,et al.  Monte-Carlo yield analysis [of Josephson circuits] , 1999, IEEE Transactions on Applied Superconductivity.

[8]  Yuki Yamanashi,et al.  Design and implementation of circuit components of the SFQ microprocessor, CORE1 , 2004 .

[9]  Pascal Febvre,et al.  Analysis of a Shielding Approach for Magnetic Field Tolerant SFQ Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[10]  M. Manheimer,et al.  Cryogenic Computing Complexity Program: Phase 1 Introduction , 2015, IEEE Transactions on Applied Superconductivity.

[11]  P ? ? ? ? ? ? ? % ? ? ? ? , 1991 .

[12]  P. Febvre,et al.  Operation of Low-$T_{c}$ Circuits in a Magnetic Environment , 2013, IEEE Transactions on Applied Superconductivity.

[13]  O A Mukhanov,et al.  Energy-Efficient Single Flux Quantum Technology , 2011, IEEE Transactions on Applied Superconductivity.

[14]  K. Gaj,et al.  A Cadence-based design environment for single flux quantum circuits , 1997, IEEE Transactions on Applied Superconductivity.

[15]  V. Semenov,et al.  Transmission of single-flux-quantum pulses along superconducting microstrip lines , 1993, IEEE Transactions on Applied Superconductivity.

[16]  S. Polonsky,et al.  PSCAN'96: new software for simulation and optimization of complex RSFQ circuits , 1997, IEEE Transactions on Applied Superconductivity.

[17]  L. Solymar,et al.  Current/voltage characteristics of Josephson junctions , 1972 .

[18]  Akira Fujimaki,et al.  A new optimization procedure for single flux quantum circuits , 2001 .

[19]  Yoshihito Hashimoto,et al.  Automatic Single-Flux-Quantum (SFQ) Logic Synthesis Method for Top-Down Circuit Design , 2006 .

[20]  Coenrad Johann Fourie,et al.  Flux Trapping Analysis in Superconducting Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[21]  T. Harnisch,et al.  Design centering methods for yield optimization of cryoelectronic circuits , 1997, IEEE Transactions on Applied Superconductivity.

[22]  G. G. Stokes.  "J." , 1890, The New Yale Book of Quotations.

[23]  Coenrad J. Fourie,et al.  Fast Multicore FastHenry and a Tetrahedral Modeling Method for Inductance Extraction of Complex 3D Geometries , 2015, 2015 15th International Superconductive Electronics Conference (ISEC).

[24]  Alireza Shafaei,et al.  An Integrated Row-Based Cell Placement and Interconnect Synthesis Tool for Large SFQ Logic Circuits , 2017, IEEE Transactions on Applied Superconductivity.

[26]  S. R. Whiteley,et al.  Josephson junctions in SPICE3 , 1991 .

[27]  D. Mccumber.  Effect of ac Impedance on dc Voltage‐Current Characteristics of Superconductor Weak‐Link Junctions , 1968 .

[28]  Eby G. Friedman,et al.  Timing of Multi-Gigahertz Rapid Single Flux Quantum Digital Circuits , 1997, J. VLSI Signal Process..

[29]  Coenrad J. Fourie,et al.  Automated State Machine and Timing Characteristic Extraction for RSFQ Circuits , 2014, IEEE Transactions on Applied Superconductivity.

[30]  Coenrad J. Fourie,et al.  Tetrahedral Modeling Method for Inductance Extraction of Complex 3-D Superconducting Structures , 2016, IEEE Transactions on Applied Superconductivity.

[31]  M. Gouker,et al.  Advanced Fabrication Processes for Superconducting Very Large-Scale Integrated Circuits , 2015, IEEE Transactions on Applied Superconductivity.

[32]  Coenrad J. Fourie,et al.  Extraction of DC-Biased SFQ Circuit Verilog Models , 2018, IEEE Transactions on Applied Superconductivity.

[33]  J. Satchell,et al.  Stochastic simulation of SFQ logic , 1997, IEEE Transactions on Applied Superconductivity.

[34]  Hans-Georg Meyer,et al.  Experimentally verified inductance extraction and parameter study for superconductive integrated circuit wires crossing ground plane holes , 2013 .

[35]  Kazuyoshi Takagi,et al.  Design and Demonstration of an 8-bit Bit-Serial RSFQ Microprocessor: CORE e4 , 2016, IEEE Transactions on Applied Superconductivity.

[36]  O. Mukhanov,et al.  Ultimate performance of the RSFQ logic circuits , 1987 .

[37]  Timur V. Filippov,et al.  High-Accuracy InductEx Calibration Sets for MIT-LL SFQ4ee and SFQ5ee Processes , 2017, IEEE Transactions on Applied Superconductivity.

[38]  M. Yu. Kupriyanov,et al.  New ideas for long Josephson junctions realistic devices simulation , 2008 .

[39]  Coenrad Johann Fourie,et al.  JoSIM—Superconductor SPICE Simulator , 2019, IEEE Transactions on Applied Superconductivity.

[40]  J. Koenderink.  Q… , 2014, Les noms officiels des communes de Wallonie, de Bruxelles-Capitale et de la communaute germanophone.

[41]  Jacob K. White,et al.  FastCap: a multipole accelerated 3-D capacitance extraction program , 1991, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[42]  V. Semenov,et al.  RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems , 1991, IEEE Transactions on Applied Superconductivity.

[43]  Coenrad J. Fourie,et al.  Full-Gate Verification of Superconducting Integrated Circuit Layouts With InductEx , 2015, IEEE Transactions on Applied Superconductivity.

[44]  K. Likharev,et al.  Rapid single flux quantum T-flip flop operating up to 770 GHz , 1999, IEEE Transactions on Applied Superconductivity.

[45]  A. Krasniewski,et al.  Tools for the computer-aided design of multigigahertz superconducting digital circuits , 1999, IEEE Transactions on Applied Superconductivity.

[46]  Coenrad J. Fourie,et al.  A Static Timing Analysis Tool for RSFQ and ERSFQ Superconducting Digital Circuit Applications , 2018, IEEE Transactions on Applied Superconductivity.

[47]  T. Ortlepp.  General design aspects of integrated superconductor electronics , 2009 .

[48]  S. Nagasawa,et al.  Characteristics of driver and receiver circuits with a passive transmission line in RSFQ circuits , 2000, IEEE Transactions on Applied Superconductivity.

[49]  Naoki Takeuchi,et al.  Inductance and Current Distribution Extraction in Nb Multilayer Circuits with Superconductive and Resistive Components , 2016, IEICE Trans. Electron..

[50]  Coenrad J. Fourie,et al.  Digital Superconducting Electronics Design Tools—Status and Roadmap , 2018, IEEE Transactions on Applied Superconductivity.

[51]  Oleg A. Mukhanov,et al.  Superconductor analog-to-digital converters , 2004, Proceedings of the IEEE.

[52]  V. Semenov,et al.  Inductance of Circuit Structures for MIT LL Superconductor Electronics Fabrication Process With 8 Niobium Layers , 2014, IEEE Transactions on Applied Superconductivity.

[53]  Coenrad J. Fourie,et al.  Layout-Versus-Schematic Verification for Superconductive Integrated Circuits , 2015, IEEE Transactions on Applied Superconductivity.

[54]  D. S. Holmes,et al.  Energy-Efficient Superconducting Computing—Power Budgets and Requirements , 2013, IEEE Transactions on Applied Superconductivity.

[55]  C. Hamilton,et al.  Margins and yield in single flux quantum logic , 1991, IEEE Transactions on Applied Superconductivity.

[56]  N. R. Werthamer,et al.  Nonlinear self-coupling of Josephson radiation in superconducting tunnel junctions , 1966 .

[57]  M. H. Volkmann,et al.  Status of Superconductor Electronic Circuit Design Software , 2013, IEEE Transactions on Applied Superconductivity.

[58]  A. Bozbey,et al.  A Statistical Approach to Delay, Jitter and Timing of Signals of RSFQ Wiring Cells and Clocked Gates , 2013, IEEE Transactions on Applied Superconductivity.

[59]  Yuki Yamanashi,et al.  100 GHz Demonstrations Based on the Single-Flux-Quantum Cell Library for the 10 kA/cm2 Nb Multi-Layer Process , 2010, IEICE Trans. Electron..