A 60-GHz LNA and a 92-GHz Low-Power Distributed Amplifier in CMOS with Above-IC

This paper demonstrates a broadband LNA for 60-GHz WPAN and a 92-GHz low-power distributed amplifier (DA) in an advanced CMOS technology. A post-processed technology (above-IC), used for packaging and bonding pads redistribution, provides ultra-low-loss on-chip passives in a cost-effective solution. In the WPAN bandwidth (57-64 GHz), the LNA has a 13.4 dB peak gain, a NF between 5.6-6.7 dB and a gain flatness of 1.7 dB. A 3-dB bandwidth of 11 GHz is achieved. The DA shows a 6.5 dB gain and a 3-dB BW of 92 GHz, giving a 195 GHz gain-bandwidth product (GBW), for a dc power consumption of 43 mW. Thank to the asset of Above-IC, this DA performs a ratio of the GBW and power consumption of 4.31 GHz/mW, which is by far the best reported tradeoff among similar architecture in CMOS, at least 2.8 times higher than others.

[1]  Kambiz Moez,et al.  A 10dB 44GHz Loss-Compensated CMOS Distributed Amplifier , 2007, 2007 IEEE International Solid-State Circuits Conference. Digest of Technical Papers.

[2]  G. Carchon,et al.  Implementation of 6kV ESD Protection for a 17GHz LNA in 130nm SiGeC BiCMOS , 2006, 2006 IEEE International Conference on Semiconductor Electronics.

[3]  F. Gianesello,et al.  1.8 dB insertion loss 200 GHz CPW band pass filter integrated in HR SOI CMOS Technology , 2007, 2007 IEEE/MTT-S International Microwave Symposium.

[4]  L. Picheta,et al.  A 7-dB 43-GHz CMOS Distributed Amplifier on High-Resistivity SOI Substrates , 2008, IEEE Transactions on Microwave Theory and Techniques.

[5]  M. Sherony,et al.  A 12dBm 320GHz GBW distributed amplifier in a 0.12/spl mu/m SOI CMOS , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).

[6]  Sorin P. Voinigescu,et al.  A scalable high frequency noise model for bipolar transistors with application to optimal transistor sizing for low-noise amplifier design , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[8]  F. Ellinger.  60-GHz SOI CMOS traveling-wave amplifier with NF below 3.8 dB from 0.1 to 40 GHz , 2005, IEEE Journal of Solid-State Circuits.

[9]  J. B. Beyer,et al.  Attenuation compensation in distributed amplifier design , 1989 .

[10]  E. Beyne,et al.  Wafer-level packaging technology for high-Q on-chip inductors and transmission lines , 2004, IEEE Transactions on Microwave Theory and Techniques.

[11]  E. Beyne,et al.  Thin-film as enabling passive integration technology for RF SoC and SiP , 2005, ISSCC. 2005 IEEE International Digest of Technical Papers. Solid-State Circuits Conference, 2005..

[12]  Jean-Olivier Plouchart,et al.  Design and manufacturability aspect of SOI CMOS RFICs , 2004, Proceedings of the IEEE 2004 Custom Integrated Circuits Conference (IEEE Cat. No.04CH37571).