System in wafer-level package technology with RDL-first process

We have developed a new system-in-package (SiP) called a “System in Wafer-Level Package” (SiWLP). It is fabricated using “RDL-first” technology for fan-out wafer-level-packages (FO-WLPs) and provides high chip-I/O density, design flexibility, and package miniaturization. We developed this SiWLP by using multilayer RDLs and evaluated its unique packaging processes. We achieved high-throughput fabrication by using die-to-wafer (D2W) bonding with fine-pitch reflow soldering and simultaneous molding/underfilling at the wafer level.

[1]  M. Kawano,et al.  Three-Dimensional Packaging Technology for Stacked DRAM With 3-Gb/s Data Transfer , 2008, IEEE Transactions on Electron Devices.

[2]  K. Soejima,et al.  A 3D Stacked Memory Integrated on a Logic Device Using SMAFTI Technology , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.

[4]  Hiroaki Kobayashi,et al.  Fan-Out Wafer-Level Packaging with highly flexible design capabilities , 2010, 3rd Electronics System Integration Technology Conference ESTC.

[5]  K. Soejima,et al.  A 3D Packaging Technology for 4 Gbit Stacked DRAM with 3 Gbps Data Transfer , 2006, 2006 International Electron Devices Meeting.

[6]  M. Tago,et al.  A novel "SMAFTI" package for inter-chip wide-band data transfer , 2006, 56th Electronic Components and Technology Conference 2006.

[7]  H. Hedler,et al.  An embedded device technology based on a molded reconfigured wafer , 2006, 56th Electronic Components and Technology Conference 2006.

[8]  B. Keser,et al.  The Redistributed Chip Package: A Breakthrough for Advanced Packaging , 2007, 2007 Proceedings 57th Electronic Components and Technology Conference.