Low-power IP design methodology for rapid development of DSP-intensive SoC platforms