Face position detection by a convolutional neural network using an image filtering processor VLSI

Abstract Image filtering with large receptive-field area is essential for brain-like vision systems. The typical processing model using such filtering is convolutional neural networks (CoNNs). The CoNNs are a well-known robust image-recognition processing model, which imitates the vision nerve system in the brain. To realize such image processing, we have developed an image-filtering processor VLSI. The VLSI designed using a 0.35 μm CMOS process performs 6-bit precision convolutions for an image of 80 × 80 pixels with a receptive-field size of up to 51 × 51 pixels within 8.2 ms. Because the VLSI is based on a hybrid approach using pulse-width modulation (PWM) and digital circuits, low power-consumption of 220 mW has been achieved. Face position detection can be performed within 66 ms by using the developed VLSI.

[1]  K. Ito,et al.  A variable-kernel flash-convolution image filtering processor , 2003, 2003 IEEE International Solid-State Circuits Conference, 2003. Digest of Technical Papers. ISSCC..

[2]  Kunihiko Fukushima,et al.  Neocognitron: A new algorithm for pattern recognition tolerant of deformations and shifts in position , 1982, Pattern Recognit..

[3]  Katsuhiko Mori,et al.  Convolutional spiking neural network model for robust face detection , 2002, Proceedings of the 9th International Conference on Neural Information Processing, 2002. ICONIP '02..

[4]  T. Morie,et al.  An image filtering processor for face/object recognition using merged/mixed analog-digital architecture , 2005, Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005..

[5]  Shorin Kyo,et al.  A 51.2-GOPS scalable video recognition processor for intelligent cruise control based on a linear array of 128 four-way VLIW processing elements , 2003 .