Yield modelling and yield enhancement for FPGAs using fault tolerance schemes

This paper presents a revised model for the yield analysis of FPGA interconnect layers. Based on proven yield models, this work improves the predictions and assumptions of previously reported analysis. The model is then applied to three well known yield improvement schemes to quantify the enhancement offered by these schemes.

[1]  H. Masuda,et al.  A new defect distribution metrology with a consistent discrete exponential formula and its applications , 1998 .

[2]  Israel Koren,et al.  The effect of spot defects on the parametric yield of long interconnection lines , 1995, Proceedings of International Workshop on Defect and Fault Tolerance in VLSI.

[3]  Shantanu Dutt,et al.  Methodologies for Tolerating Cell and Interconnect Faults in FPGAs , 1998, IEEE Trans. Computers.

[4]  Charles H. Stapper,et al.  Modeling of Integrated Circuit Defect Sensitivities , 1983, IBM J. Res. Dev..

[5]  Yasuo Kawahara,et al.  Introducing redundancy in field programmable gate arrays , 1993, Proceedings of IEEE Custom Integrated Circuits Conference - CICC '93.

[6]  Ashok K. Goel.  High-speed VLSI interconnections - modeling, analysis, and simulation , 1994, Wiley series in microwave and optical engineering.

[7]  Albert V. Ferris-Prabhu,et al.  Introduction To Semiconductor Device Yield Modeling , 1992 .

[8]  I. Bahl,et al.  Characteristics of Coupled Microstriplines , 1979 .

[9]  Satoshi Kaneko,et al.  Defect and fault tolerance FPGAs by shifting the configuration data , 1999, Proceedings 1999 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems (EFT'99).

[10]  P. Simon,et al.  Yield modeling for deep sub-micron IC design , 2001 .

[11]  Peter Y. K. Cheung,et al.  Analysis of yield loss due to random photolithographic defects in the interconnect structure of FPGAs , 2005, FPGA '05.