Evaluation on efficient measurement setup for transient-induced latchup with bi-polar trigger [CMOS IC reliability]

An efficient measurement setup for transient-induced latchup (TLU) with bi-polar trigger is evaluated in this paper. The influences of the current-blocking diode and the current-limiting resistance on TLU immunity are investigated with a silicon controlled rectifier (SCR) fabricated in a 0.25-/spl mu/m CMOS technology. The measurement setup without a current-blocking diode but with a small current-limiting resistance is recommended to evaluate TLU immunity of CMOS ICs. This recommended measurement setup not only can accurately judge the TLU level of the CMOS ICs without over estimation, but also is beneficial in avoiding electrical over-stress (EOS) damage on the device under test (DUT). To further prove the utility of this recommended TLU measurement in real circuits, a ring oscillator fabricated in 0.25-/spl mu/m CMOS technology is used as the test circuit for verification.

[1]  R. Troutman,et al.  Epitaxial layer enhancement of n-well guard rings for CMOS circuits , 1983, IEEE Electron Device Letters.

[2]  T. Meuse,et al.  Developing a transient induced latch-up standard for testing integrated circuits , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[3]  Ming-Dou Ker,et al.  Hardware/firmware co-design in an 8-bits microcontroller to solve the system-level ESD issue on keyboard , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[4]  Steven H. Voldman,et al.  Latchup in CMOS technology , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[5]  E. Gebreselasie,et al.  Latchup in merged triple well structure , 2005, 2005 IEEE International Reliability Physics Symposium, 2005. Proceedings. 43rd Annual..

[6]  A. Ochoa,et al.  An analysis of latch-up prevention in CMOS IC's using an epitaxial-buried layer process , 1978, 1978 International Electron Devices Meeting.

[7]  A. Watson,et al.  The influence of deep trench and substrate resistance on the latchup robustness in a BiCMOS silicon germanium technology , 2004, 2004 IEEE International Reliability Physics Symposium. Proceedings.

[8]  T. Nakamura,et al.  Latch-up immunity against noise pulses in a CMOS double well structure , 1983, 1983 International Electron Devices Meeting.

[9]  W. Morris,et al.  Latchup in CMOS , 2003, 2003 IEEE International Reliability Physics Symposium Proceedings, 2003. 41st Annual..

[10]  C. Hatchard,et al.  Transient latch-up using an improved bi-polar trigger , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[11]  Ronald R. Troutman.  Latchup in CMOS Technology , 1986 .

[12]  J. Slinkman,et al.  Retrograde well and epitaxial thickness optimization for shallow- and deep-trench collar merged isolation and node trench SPT DRAM cell and CMOS logic technology , 1992, 1992 International Technical Digest on Electron Devices Meeting.

[13]  C. T. Kleiner,et al.  Radiation Induced Regeneration through the P-N Junction Isolation in Monolithic I/C's , 1965 .

[14]  Ming-Dou Ker,et al.  Transient-induced latchup in CMOS technology: physical mechanism and device simulation , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..