System-on-chip processor using different FPGA architectures in the VTR CAD flow
暂无分享,去创建一个
[1] Kenneth B. Kent,et al. Improving memory support in the VTR flow , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[2] Kenneth B. Kent,et al. Odin II - An Open-Source Verilog HDL Synthesis Tool for CAD Research , 2010, 2010 18th IEEE Annual International Symposium on Field-Programmable Custom Computing Machines.
[3] Samir Palnitkar,et al. Verilog HDL: a guide to digital design and synthesis , 1996 .
[4] Stephen Dean Brown,et al. Predicting Interconnect Delay for Physical Synthesis in a FPGA CAD Flow , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[5] Sen Wang,et al. VTR 7.0: Next Generation Architecture and CAD System for FPGAs , 2014, TRETS.
[6] Jonathan Rose,et al. Technology mapping of lookup table-based FPGAs for performance , 1991, 1991 IEEE International Conference on Computer-Aided Design Digest of Technical Papers.
[7] Kenneth B. Kent,et al. VPR 5.0: FPGA CAD and architecture exploration tools with single-driver routing, heterogeneity and process scaling , 2011, TRETS.
[8] Steve Furber. ARM System-on-Chip Architecture , 2000 .
[9] Jeffrey L. Hilbert,et al. Application specific integrated circuit (ASIC) technology , 1991 .
[10] Ahmed Amine Jerraya,et al. Multiprocessor System-on-Chip (MPSoC) Technology , 2008, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.