Low-Transition Test Pattern Generation for BIST-Based Applications

A low-transition test pattern generator, called the low-transition linear feedback shift register (LT-LFSR), is proposed to reduce the average and peak power of a circuit during test by reducing the transitions among patterns. Transitions are reduced in two dimensions: 1) between consecutive patterns (fed to a combinational only circuit) and 2) between consecutive bits (sent to a scan chain in a sequential circuit). LT-LFSR is independent of circuit under test and flexible to be used in both BIST and scan-based BIST architectures. The proposed architecture increases the correlation among the patterns generated by LT-LFSR with negligible impact on test length. The experimental results for the ISCAS'85 and '89 benchmarks confirm up to 77 percent and 49 percent reduction in average and peak power, respectively.

[1]  Arun Khosla,et al.  Power Optimization of Linear Feedback Shift Register (LFSR) for Low Power BIST , 2009, 2009 IEEE International Advance Computing Conference.

[2]  Nur A. Touba,et al.  Low power test data compression based on LFSR reseeding , 2004, IEEE International Conference on Computer Design: VLSI in Computers and Processors, 2004. ICCD 2004. Proceedings..

[3]  Constantin Halatsis,et al.  An efficient built-in self test method for robust path delay fault testing , 1996, J. Electron. Test..

[4]  Patrick Girard,et al.  Low power BIST design by hypergraph partitioning: methodology and architectures , 2000, Proceedings International Test Conference 2000 (IEEE Cat. No.00CH37159).

[5]  Sandeep K. Gupta,et al.  DS-LFSR: a BIST TPG for low switching activity , 2002, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Yervant Zorian,et al.  A distributed BIST control scheme for complex VLSI devices , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.

[7]  Michael S. Hsiao,et al.  Energy-efficient logic BIST based on state correlation analysis , 2003, Proceedings. 21st VLSI Test Symposium, 2003..

[8]  Sying-Jyan Wang,et al.  Low power BIST with smoother and scan-chain reorder , 2004, 13th Asian Test Symposium.

[9]  Dimitris Nikolos,et al.  Low power testing by test vector ordering with vector repetition , 2004, International Symposium on Signals, Circuits and Systems. Proceedings, SCS 2003. (Cat. No.03EX720).

[10]  Mehrdad Nourani,et al.  FITS: an integrated ILP-based test scheduling environment , 2005, IEEE Transactions on Computers.

[11]  João Paulo Teixeira,et al.  Low Power BIST by Filtering Non-Detecting Vectors , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[12]  Kaushik Roy,et al.  POWERTEST: a tool for energy conscious weighted random pattern testing , 1999, Proceedings Twelfth International Conference on VLSI Design. (Cat. No.PR00013).

[13]  Patrick Girard.  Survey of low-power testing of VLSI circuits , 2002, IEEE Design & Test of Computers.

[14]  Giovanni Squillero,et al.  Low power BIST via non-linear hybrid cellular automata , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[15]  Yervant Zorian,et al.  Low power/energy BIST scheme for datapaths , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[16]  João Paulo Teixeira,et al.  Low-energy BIST design: impact of the LFSR TPG parameters on the weighted switching activity , 1999, ISCAS'99. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems VLSI (Cat. No.99CH36349).

[17]  Sheng Zhang,et al.  On finding consecutive test vectors in a random sequence for energy-aware BIST design , 2005, 18th International Conference on VLSI Design held jointly with 4th International Conference on Embedded Systems Design.

[18]  Jacob A. Abraham,et al.  An easily computed functional level testability measure , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[19]  Mark Mohammad Tehranipoor,et al.  Low Transition LFSR for BIST-Based Applications , 2005, 14th Asian Test Symposium (ATS'05).

[20]  Hans-Joachim Wunderlich,et al.  Minimized Power Consumption for Scan-Based BIST , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[21]  Krishnendu Chakrabarty,et al.  Precedence-based, preemptive, and power-constrained test scheduling for system-on-a-chip , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.

[22]  Patrick Girard,et al.  A test vector inhibiting technique for low energy BIST design , 1999, Proceedings 17th IEEE VLSI Test Symposium (Cat. No.PR00146).

[23]  M. Violante,et al.  A new BIST architecture for low power circuits , 1999, European Test Workshop 1999 (Cat. No.PR00390).

[24]  Karsten P. Ulland,et al.  Vii. References , 2022 .

[25]  Sandeep K. Gupta,et al.  DS-LFSR: a new BIST TPG for low heat dissipation , 1997, Proceedings International Test Conference 1997.

[26]  Irith Pomeranz,et al.  A low power pseudo-random BIST technique , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[27]  Hareesh Khattri,et al.  Multiple-output low-power linear feedback shift register design , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[28]  Mehrdad Nourani,et al.  Low power pattern generation for BIST architecture , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[29]  Christos A. Papachristou,et al.  A design for testability scheme with applications to data path synthesis , 1991, 28th ACM/IEEE Design Automation Conference.

[30]  Sandeep K. Gupta,et al.  LT-RTPG: a new test-per-scan BIST TPG for low heat dissipation , 1999, International Test Conference 1999. Proceedings (IEEE Cat. No.99CH37034).

[31]  Bo Ye,et al.  A novel BIST scheme for low power testing , 2010, 2010 3rd International Conference on Computer Science and Information Technology.

[32]  Kaushik Roy,et al.  Peak power reduction in low power BIST , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[33]  Takaki Yoshida,et al.  A new approach for low-power scan testing , 2003, International Test Conference, 2003. Proceedings. ITC 2003..

[34]  Seongmoon Wang.  Generation of low power dissipation and high fault coverage patterns for scan-based BIST , 2002, Proceedings. International Test Conference.

[35]  Atul K. Jain,et al.  Minimizing power consumption in scan testing: pattern generation and DFT techniques , 2004 .

[36]  郭军,et al.  SACSR： a low power BIST method for sequential circuits , 2008 .

[37]  Patrick Girard,et al.  A modified clock scheme for a low power BIST test pattern generator , 2001, Proceedings 19th IEEE VLSI Test Symposium. VTS 2001.