I/sub DDT/ testing
暂无分享,去创建一个
[1] Yashwant K. Malaiya,et al. Testable design for BiCMOS stuck-open fault detection , 1993, Digest of Papers Eleventh Annual 1993 IEEE VLSI Test Symposium.
[2] Farid N. Najm,et al. Transition density: a new measure of activity in digital circuits , 1993, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..
[3] Shyang-Tai Su,et al. Transient power supply current testing of digital CMOS circuits , 1995, Proceedings of 1995 IEEE International Test Conference (ITC).
[4] Charles F. Hawkins,et al. IDDQ testing: A review , 1992, J. Electron. Test..
[5] Zhongcheng Li,et al. Waveform polynomial manipulation using BDDs , 1996, Proceedings of the Fifth Asian Test Symposium (ATS'96).
[6] Mark W. Levi,et al. CMOS Is Most Testable , 1981, International Test Conference.
[7] Shyang-Tai Su,et al. Transient power supply current monitoring—A new test method for CMOS VLSI circuits , 1995, J. Electron. Test..
[8] Wojciech Maly,et al. Current signatures [VLSI circuit testing] , 1996, Proceedings of 14th VLSI Test Symposium.
[9] Yashwant K. Malaiya,et al. A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.
[10] Claude Thibeault. Detection and location of faults and defects using digital signal processing , 1995, Proceedings 13th IEEE VLSI Test Symposium.
[11] Jacob A. Abraham,et al. BiCMOS fault models: is stuck-at adequate? , 1990, Proceedings., 1990 IEEE International Conference on Computer Design: VLSI in Computers and Processors.