A Low-Jitter Fast-Locked All-Digital Phase-Locked Loop With Phase–Frequency-Error Compensation
暂无分享,去创建一个
[1] Takamoto Watanabe,et al. An all-digital PLL for frequency multiplication by 4 to 1022 with seven-cycle lock time , 2003 .
[2] Soo-Won Kim,et al. A digitally controlled phase-locked loop with a digital phase-frequency detector for fast acquisition , 2001 .
[3] Robert B. Staszewski,et al. Spur-Free Multirate All-Digital PLL for Mobile Phones in 65 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.
[4] Wei Wang,et al. A Two-Cycle Lock-In Time ADPLL Design Based on a Frequency Estimation Algorithm , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.
[5] Kyoungho Woo,et al. Fast-Lock Hybrid PLL Combining Fractional- $N$ and Integer-$N$ Modes of Differing Bandwidths , 2008, IEEE Journal of Solid-State Circuits.
[6] Giovanni Marucci,et al. Analysis and Design of Low-Jitter Digital Bang-Bang Phase-Locked Loops , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.
[7] Kathleen Philips,et al. 9.8 An 860μW 2.1-to-2.7GHz all-digital PLL-based frequency modulator with a DTC-assisted snapshot TDC for WPAN (Bluetooth Smart and ZigBee) applications , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[8] Tadashi Maeda,et al. A 2.1-to-2.8-GHz Low-Phase-Noise All-Digital Frequency Synthesizer With a Time-Windowed Time-to-Digital Converter , 2010, IEEE Journal of Solid-State Circuits.
[9] Jaeha Kim,et al. Self-biased, high-bandwidth, low-jitter 1-to-4096 multiplier clock-generator PLL , 2003 .
[10] Beomsup Kim,et al. A low-noise fast-lock phase-locked loop with adaptive bandwidth control , 2000, IEEE Journal of Solid-State Circuits.
[11] Tsung-Hsien Lin,et al. A Dynamic Phase Error Compensation Technique for Fast-Locking Phase-Locked Loops , 2010, IEEE Journal of Solid-State Circuits.
[12] B. Zhang,et al. A fast switching PLL frequency synthesizer with an on-chip passive discrete-time loop filter in 0.25-μm CMOS , 2003, IEEE J. Solid State Circuits.
[13] J.A. Tierno,et al. A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI , 2008, IEEE Journal of Solid-State Circuits.
[14] Poras T. Balsara,et al. All-Digital PLL With Ultra Fast Settling , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.
[15] M. Keaveney,et al. A 10/spl mu/s fast switching PLL synthesizer for a GSM/EDGE base-station , 2004, 2004 IEEE International Solid-State Circuits Conference (IEEE Cat. No.04CH37519).
[16] Shen-Iuan Liu,et al. Fast-switching frequency synthesizer with a discriminator-aided phase detector , 2000, IEEE Journal of Solid-State Circuits.
[17] J. Meiners,et al. A novel all-digital PLL with software adaptive filter , 2004, IEEE Journal of Solid-State Circuits.
[18] Xin Chen,et al. A Fast Locking All-Digital Phase-Locked Loop via Feed-Forward Compensation Technique , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.
[19] René Schüffny,et al. A Fast-Locking ADPLL With Instantaneous Restart Capability in 28-nm CMOS Technology , 2013, IEEE Transactions on Circuits and Systems II: Express Briefs.
[20] Ching-Che Chung,et al. A Fast Phase Tracking ADPLL for Video Pixel Clock Generation in 65 nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.
[21] Ching-Che Chung,et al. A clock generator with cascaded dynamic frequency counting loops for wide multiplication range applications , 2006 .
[22] Seongdo Kim,et al. A 4-GHz All Digital PLL With Low-Power TDC and Phase-Error Compensation , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.
[23] J. Lundberg,et al. An All-Digital Phase-Locked Loop with 50-Cycle Lock Time Suitable for High-Performance Microprocessors(Special Issue on the 1994 VLSI Circuits Symposium) , 1995 .
[24] Hyun-Kyu Yu,et al. A 230ns settling time type-I PLL with 0.96mW TDC power and simple TV calculation algorithm , 2014, 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS).