Mathematical analysis of buffer sizing for Network-on-Chips under multimedia traffic

Designing appropriate buffer sizes for routers within Network-on-Chip (NoC) so as to minimize the power while preserving the required performance in the presence of self-similar traffic has been considered a challenging problem in the literature. A few analytical studies carried out in NoC modeling have been adopted assumptions such as exponentially-distributed packet inter-arrivals, and conclusions reached under such assumptions may be inappropriate in the presence of self-similar traffic. Through mathematical analysis this paper predicts the optimal buffer size under self-similar traffic using Discrete Poisson Pareto Burst Process (DPPBP). The validity of the mathematical expressions is demonstrated through simulation experiments.

[1]  Radu Marculescu,et al.  Analytical router modeling for networks-on-chip performance analysis , 2007 .

[2]  Radu Marculescu,et al.  On-chip traffic modeling and synthesis for MPEG-2 video applications , 2004, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[3]  Radu Marculescu,et al.  System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[4]  Murad S. Taqqu,et al.  Theory and applications of long-range dependence , 2003 .

[5]  Andrés Suárez-González,et al.  On the use of self-similar processes in network simulation , 2000, TOMC.

[6]  Sally Floyd,et al.  Wide area traffic: the failure of Poisson modeling , 1995, TNET.

[7]  Ran Ginosar,et al.  Efficient Link Capacity and QoS Design for Wormhole Network-on-Chip , 2005 .

[8]  Nicolas D. Georganas,et al.  Overflow and losses in a network queue with a self-similar input , 2000, Queueing Syst. Theory Appl..

[9]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[10]  Ilkka Norros,et al.  A storage model with self-similar input , 1994, Queueing Syst. Theory Appl..

[11]  Antoine Fraboulet,et al.  Analysis and Synthesis of Cycle-Accurate On-Chip Traffic with Long-Range Dependence , 2005 .

[12]  Henry Hoffmann,et al.  Evaluation of the Raw microprocessor: an exposed-wire-delay architecture for ILP and streams , 2004, Proceedings. 31st Annual International Symposium on Computer Architecture, 2004..

[13]  Azer Bestavros,et al.  Self-similarity in World Wide Web traffic: evidence and possible causes , 1996, SIGMETRICS '96.

[14]  Oleg I. Sheluhin,et al.  Self-Similar Processes in Telecommunications , 2007 .

[15]  Li-Shiuan Peh,et al.  A Statistical Traffic Model for On-Chip Interconnection Networks , 2006, 14th IEEE International Symposium on Modeling, Analysis, and Simulation.

[16]  R. Marculescu,et al.  Traffic analysis for on-chip networks design of multimedia applications , 2002, Proceedings 2002 Design Automation Conference (IEEE Cat. No.02CH37324).

[17]  Walter Willinger,et al.  On the self-similar nature of Ethernet traffic , 1993, SIGCOMM '93.

[18]  Jaehyuk Huh,et al.  Exploiting ILP, TLP, and DLP with the Polymorphous TRIPS Architecture , 2003, IEEE Micro.

[19]  William J. Dally,et al.  Route packets, not wires: on-chip inteconnection networks , 2001, DAC '01.

[20]  Antoine Fraboulet,et al.  Long-range dependence and on-chip processor traffic , 2009, Microprocess. Microsystems.

[21]  Walter Willinger,et al.  Self-Similar Network Traffic and Performance Evaluation , 2000 .