Multifunctional In-Memory Computation Architecture Using Single-Ended Disturb-Free 6T SRAM

This paper presents an In-Memory Computation (IMC) architecture using Full Swing Gate Diffusion Input (FS-GDI) in a single-ended disturb-free 6T SRAM. Not only are basic boolean functions (AND, NAND, OR, NOR, XOR2, XOR3, XNOR2) fully realized, a Ripple-Carry Adder (RCA) is also realized such that IMC is feasible without ALU (Arithmetic Logic Unit) or CPU. FS-GDI reserves the benefits of the original GDI, and further resolves the reduced voltage swing issue, but it leads to speed degradation and large static power. Therefore, by using in-memory computing technique, the well-known von-Neumann bottleneck will be mitigated as well as energy efficiency is enhanced.

[1]  Israel A. Wagner,et al.  Gate-diffusion input (GDI): a power-efficient method for digital combinatorial circuits , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Chua-Chin Wang,et al.  Disturb-free 5T loadless SRAM cell design with multi-vth transistors using 28 nm CMOS process , 2016, 2016 International SoC Design Conference (ISOCC).

[3]  Kaushik Roy,et al.  X-SRAM: Enabling In-Memory Boolean Computations in CMOS Static Random Access Memories , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  M. A. Abdelghany,et al.  Low power 4-Bit Arithmetic Logic Unit using Full-Swing GDI technique , 2018, 2018 International Conference on Innovative Trends in Computer Engineering (ITCE).

[5]  Shaahin Angizi,et al.  Energy Efficient In-Memory Binary Deep Neural Network Accelerator with Dual-Mode SOT-MRAM , 2017, 2017 IEEE International Conference on Computer Design (ICCD).

[6]  John W. Backus,et al.  Can programming be liberated from the von Neumann style?: a functional style and its algebra of programs , 1978, CACM.

[7]  David Blaauw,et al.  A 28 nm Configurable Memory (TCAM/BCAM/SRAM) Using Push-Rule 6T Bit Cell Enabling Logic-in-Memory , 2016, IEEE Journal of Solid-State Circuits.

[8]  Chua-Chin Wang,et al.  A 4-kb Low-Power SRAM Design With Negative Word-Line Scheme , 2007, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  G. Huang,et al.  An Energy-Efficient Nonvolatile In-Memory Computing Architecture for Extreme Learning Machine by Domain-Wall Nanowire Devices , 2015, IEEE Transactions on Nanotechnology.

[10]  Chua-Chin Wang,et al.  A 4-kB 500-MHz 4-T CMOS SRAM using low-VTHN bitline drivers and high-VTHP latches , 2004, IEEE Trans. Very Large Scale Integr. Syst..

[11]  David Blaauw,et al.  A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V $V_{\mathrm {DDmin}}$ , 2018, IEEE Journal of Solid-State Circuits.

[12]  Anand Raghunathan,et al.  Computing in Memory With Spin-Transfer Torque Magnetic RAM , 2017, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.