A power-efficient reconfigurable architecture using PCM configuration technology

Promising advantages offered by resistive NonVolatile Memories (NVMs) have brought great attention to replace existing volatile memory technologies. While NVMs were primarily studied to be used in the memory hierarchy, they can also provide benefits in Field-Programmable Gate Arrays (FPGAs). One major limitation of employing NVMs in FPGAs is significant power and area overheads imposed by the Peripheral Circuitry (PC) of NVM configuration bits. In this paper, we investigate the applicability of different NVM technologies for configuration bits of FPGAs and propose a power-efficient reconfigurable architecture based on Phase Change Memory (PCM). The proposed PCM-based architecture has been evaluated using different technology nodes and it is compared to the SRAM-based FPGA architecture. Power and Power Delay Product (PDP) estimations of the proposed architecture show up to 37.7% and 35.7% improvements over SRAM-based FPGAs, respectively, with less than 3.2% performance overhead.

[1]  Paulo Francisco Butzen,et al.  Leakage Current in Sub-Micrometer CMOS Gates , 2008 .

[2]  A. Toffoli,et al.  Electrical Behavior of Phase-Change Memory Cells Based on GeTe , 2010, IEEE Electron Device Letters.

[3]  M. Breitwisch.  Phase Change Memory , 2008, 2008 International Interconnect Technology Conference.

[4]  David Choi,et al.  New Non-Volatile Memory Structures for FPGA Architectures , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[5]  Shyam Akashe,et al.  Reducing Leakage Power for SRAM Design Using Sleep Transistor , 2013 .

[6]  Ndubuisi Ekekwe.  Power dissipation and interconnect noise challenges in nanometer CMOS technologies , 2010, IEEE Potentials.

[7]  Jonathan Rose,et al.  Measuring the Gap Between FPGAs and ASICs , 2006, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[8]  Jih-Jong Wang,et al.  Antifuse FPGA for Space Applications , 1997 .

[9]  Swarup Bhunia,et al.  Hybrid CMOS-STTRAM non-volatile FPGA: Design challenges and optimization approaches , 2008, 2008 IEEE/ACM International Conference on Computer-Aided Design.

[10]  Siegfried Selberherr,et al.  Emerging memory technologies: Trends, challenges, and modeling methods , 2012, Microelectron. Reliab..

[11]  E. Belhaire,et al.  Integration of Spin-RAM technology in FPGA circuits , 2006, 2006 8th International Conference on Solid-State and Integrated Circuit Technology Proceedings.

[12]  Mircea R. Stan,et al.  Delivering on the promise of universal memory for spin-transfer torque RAM (STT-RAM) , 2011, IEEE/ACM International Symposium on Low Power Electronics and Design.

[13]  Yiran Chen,et al.  A novel architecture of the 3D stacked MRAM L2 cache for CMPs , 2009, 2009 IEEE 15th International Symposium on High Performance Computer Architecture.

[14]  Mehdi Baradaran Tahoori,et al.  Analytical Techniques for Soft Error Rate Modeling and Mitigation of FPGA-Based Designs , 2007, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[15]  Yuan Xie,et al.  3D-NonFAR: Three-dimensional non-volatile FPGA architecture using phase change memory , 2010, 2010 ACM/IEEE International Symposium on Low-Power Electronics and Design (ISLPED).

[16]  B. Cronquist,et al.  A Novel Flash-based FPGA Technology with Deep Trench Isolation , 2007, 2007 22nd IEEE Non-Volatile Semiconductor Memory Workshop.

[17]  G. De Micheli,et al.  Design and Architectural Assessment of 3-D Resistive Memory Technologies in FPGAs , 2013, IEEE Transactions on Nanotechnology.

[18]  Z. Diao,et al.  Spin-transfer torque switching in magnetic tunnel junctions and spin-transfer torque random access memory , 2007 .

[19]  S Mukhopadhyay,et al.  A Circuit and Architecture Codesign Approach for a Hybrid CMOS–STTRAM Nonvolatile FPGA , 2011, IEEE Transactions on Nanotechnology.

[20]  Tao Li,et al.  Helmet: A resistance drift resilient architecture for multi-level cell phase change memory system , 2011, 2011 IEEE/IFIP 41st International Conference on Dependable Systems & Networks (DSN).

[21]  S. Hosaka,et al.  A Novel Phase Change Memory with a Separate Heater Characterized by Constant Resistance for Multilevel Storage , 2013 .

[22]  A. Panchula,et al.  Giant tunnelling magnetoresistance at room temperature with MgO (100) tunnel barriers , 2004, Nature materials.

[23]  Jason Cong,et al.  mrFPGA: A novel FPGA architecture with memristor-based reconfiguration , 2011, 2011 IEEE/ACM International Symposium on Nanoscale Architectures.

[24]  Eric Belhaire,et al.  Spin transfer torque (STT)-MRAM--based runtime reconfiguration FPGA circuit , 2009, TECS.

[25]  S.J. Koester,et al.  Programmable via Using Indirectly Heated Phase-Change Switch for Reconfigurable Logic Applications , 2008, IEEE Electron Device Letters.

[26]  Jason Cong,et al.  FPGA-RR: an enhanced FPGA architecture with RRAM-based reconfigurable interconnects (abstract only) , 2012, FPGA '12.

[27]  Eric Pop,et al.  Low-Power Switching of Phase-Change Materials with Carbon Nanotube Electrodes , 2011, Science.

[28]  Fabien Clermidy,et al.  Emerging memory technologies for reconfigurable routing in FPGA architecture , 2010, 2010 17th IEEE International Conference on Electronics, Circuits and Systems.