Embedded microstrip interconnection lines for gigahertz digital circuits

Transmission line structures are needed for the high-performance interconnection lines of GHz integrated circuits (ICs) and multichip modules (MCMs), to minimize undesired electromagnetic wave phenomena and, therefore, to maximize the transmission bandwidth of the interconnection lines. In addition, correct and simple models of the interconnection lines are required for the efficient design and analysis of the circuits containing the interconnection lines. In this paper, we present electrical comparisons of three transmission line structures: conventional metal-insulator-semiconductor (MIS) and the embedded microstrip structures-embedded microstrip (EM) and inverted embedded microstrip (IEM). In addition, we propose closed-form expressions for the embedded microstrip structures EM and IEM and validate the expressions by comparing with empirical results based on S-parameter measurements and subsequent microwave network analysis. Test devices were fabricated using a 1-poly and 3-metal 0.6 /spl mu/m Si process. The test devices contained the conventional MIS and the two embedded microstrip structures of different sizes. The embedded microstrip structures were shown to carry GHz digital signals with less loss and less dispersion than the conventional MIS line structures. S-parameter measurements of the test devices showed that the embedded microstrip structures could support the quasi-TEM mode propagation at frequencies above 2 GHz. On the other hand, the conventional MIS structure showed slow-wave mode propagation up to 20 GHz. More than 3-dB/mm difference of signal attenuation was observed between the embedded microstrip structures and the conventional MIS structure at 20 GHz. Finally, analytical RLCG transmission line models were developed and shown to agree well with the empirical models deduced from S-parameter measurements.

[1]  Yehea Ismail,et al.  Figures of merit to characterize the importance of on-chip inductance , 1999 .

[2]  H. Guckel,et al.  A Parallel-Plate Waveguide Approach to Microminiaturized, Planar Transmission Lines for Integrated Circuits , 1967 .

[3]  Keith A. Jenkins,et al.  When are transmission-line effects important for on-chip interconnections? , 1997 .

[4]  H. Hasegawa,et al.  Properties of Microstrip Line on Si-SiO/sub 2/ System , 1971 .

[5]  R. Allmon,et al.  High-performance microprocessor design , 1998, IEEE J. Solid State Circuits.

[6]  M. Dolle.  A dynamic line-termination circuit for multireceiver nets , 1993 .

[7]  T. Trick,et al.  A simple formula for the estimation of the capacitance of two-dimensional interconnects in VLSI circuits , 1982, IEEE Electron Device Letters.

[8]  Eric Beyne,et al.  Performance analysis of MCM systems , 1997 .

[9]  H. A. Wheeler.  Transmission-Line Properties of a Strip on a Dielectric Sheet on a Plane , 1977 .

[10]  H. Grabinski,et al.  Simple formulas to calculate the line parameters of interconnects on conducting substrates , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[11]  W. R. Eisenstadt,et al.  High-speed VLSI interconnect modeling based on S-parameter measurements , 1993 .

[12]  Han-Tzong Yuan,et al.  Properties of interconnection on silicon, sapphire, and semi-insulating gallium arsenide substrates , 1982 .

[13]  Gerard V. Kopcsay,et al.  High-Speed Signal Propagation on Lossy Transmission Lines , 1990, IBM J. Res. Dev..

[14]  W. R. Eisenstadt,et al.  S-parameter-based IC interconnect transmission line characterization , 1992 .

[15]  H. Cho,et al.  A three-step method for the de-embedding of high-frequency S-parameter measurements , 1991 .

[16]  H. B. Bakoglu,et al.  Circuits, interconnections, and packaging for VLSI , 1990 .

[17]  Martin H. Graham,et al.  Book Review: High-Speed Digital Design: A Handbook of Black Magic by Howard W. Johnson and Martin Graham: (Prentice-Hall, 1993) , 1993, CARN.

[18]  Vijai K. Tripathi,et al.  Equivalent circuit modeling of single and coupled on-chip interconnects on lossy silicon substrate , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).

[19]  S.-J. Yoo,et al.  Analytic modeling of monolithic inductors on semiconductor substrates , 1998, IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.98TH8370).

[20]  C. P. Hartwig,et al.  Losses in Microstrip , 1968 .

[21]  Rakesh Chadha,et al.  Computer Aided Design of Microwave Circuits , 1978 .

[22]  B. K. Gilbert,et al.  MCM packaging for present- and next-generation high clock-rate digital- and mixed-signal electronic systems: areas for development , 1997 .

[23]  D. F. Williams,et al.  Characteristic impedance of microstrip on silicon , 1999, IEEE 8th Topical Meeting on Electrical Performance of Electronic Packaging (Cat. No.99TH8412).