Simulation based analysis of temperature effect on the faulty behavior of embedded DRAMs

Temperature has proven to be an effective stress condition, commonly used to stress memory devices and to detect special types of failure mechanisms. In this paper a new approach is presented where temperature is used as a test parameter to increase the fault coverage of specific tests. This is done using defect injection and simulation of a memory model at different temperatures. The analysis presents new types of detection conditions for memories and evaluates the impact of temperature on these conditions.

[1]  Georgi Gaydadjiev,et al.  March LA: a test for linked memory faults , 1997, Proceedings European Design and Test Conference. ED & TC 97.

[2]  Zaid Al-Ars,et al.  Functional memory faults: a formal notation and a taxonomy , 2000, Proceedings 18th IEEE VLSI Test Symposium.

[3]  Ad J. van de Goor,et al.  Static and dynamic behavior of memory cell array opens and shorts in embedded DRAMs , 2001, Proceedings Design, Automation and Test in Europe. Conference and Exhibition 2001.

[4]  Detlev Richter,et al.  How we test Siemens Embedded DRAM Cores , 1998, Proceedings International Test Conference 1998 (IEEE Cat. No.98CH36270).

[5]  A. J. van de Goor,et al.  Testing Semiconductor Memories: Theory and Practice , 1998 .

[6]  Ad J. van de Goor,et al.  Industrial evaluation of DRAM tests , 1999, DATE '99.

[7]  Jörg E. Vollrath.  Tutorial: synchronous dynamic memory test construction-a field approach , 2000, Records of the IEEE International Workshop on Memory Technology, Design and Testing.

[8]  T Falter,et al.  Overview of status and challenges of system testing on chip with embedded DRAMS , 2000 .

[9]  Charles F. Hawkins,et al.  THE BEHAVIOR AND TESTING IMPLICATIONS OF CMOS IC LOGIC GATE OPEN CIRCUITS , 1991, 1991, Proceedings. International Test Conference.