Study on Factors Affecting Underfill Flow and Underfill Voids in a Large-die Flip Chip Ball Grid Array (FCBGA) Package

This paper summarizes a study on several factors that affect capillary underfill flow and cause underfill voids in a large die (19.7 times 19.7 mm) flip chip ball grid array (FCBGA) package, including substrate solder mask roughness, substrate plasma clean, flux residue amount & its compatibility with underfill and the filler size of underfill material. The study showed that rougher substrate surface would generate more obvious underfill flow striation, a telltale sign of uneven underfill flow front that might increase the chance of underfill void formation. Various underfill dispense patterns and process related parameters (plasma and dispense temperature) were studied with respect to the occurrence of underfill voids due to uneven flow front. It was found that by increasing the plasma time and underfill dispense temperature, the occurrence of underfill voids could be reduced. The compatibility between underfill material and solder flux used in flip chip attach was another focus of the study. It was found that the higher the flux residue amount, the more obvious the flow striation of the underfill material. The time taken for the underfill material to fill the die/substrate gap also became longer when more flux residue was present. Two underfills of the same chemistry but different filler sizes (max lOum vs 3um) were assessed and the latter gave a more even flow front and a more homogeneous underfill layer. The use of the finer filler underfill material overcame the underfill void/flow striation issue induced by rougher solder mask surface and higher flux residue content and shortened underfill flow time by 29-35%. Reliability test showed moisture preconditioning level 3 @ 260degC reflow and temperature-cycling 1000x (condition B) passed without any underfill delamination.

[1]  K. H. Chua,et al.  Bump non-wet issue in large-die flip chip package with eutectic Sn/Pb solder bump and SOP substrate pad , 2004, Proceedings of 6th Electronics Packaging Technology Conference (EPTC 2004) (IEEE Cat. No.04EX971).

[2]  D. F. Baldwin,et al.  Flux-underfill compatibility and failure mode analysis in high yield flip chip processing , 2000, 27th Annual IEEE/SEMI International Electronics Manufacturing Technology Symposium.

[3]  F. Feustel,et al.  Influence of flux selection and underfill selection on the reliability of flip-chips on FR-4 , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[4]  P. Fine,et al.  Flip chip underfill flow characteristics and prediction , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).

[5]  N. Guydosh,et al.  Underflow process for direct-chip-attachment packaging , 1997, Proceedings. The First IEEE International Symposium on Polymeric Electronics Packaging, PEP '97 (Cat. No.97TH8268).

[6]  G. Mustoe,et al.  Simulating underfill flow for microelectronics packaging , 1999, 1999 Proceedings. 49th Electronic Components and Technology Conference (Cat. No.99CH36299).