A generalized edge-placement yield model for the cut-hole patterning process

A generalized edge-placement yield model for the cut-hole patterning process is developed. It incorporates the cut-hole overlay errors, cut-hole and grating line/space CD variations into a unified physical model to investigate the key parameters that affect the edge-placement yield. The yield related features are identified first and probability-of-failure (POF) functions are introduced to construct the yield formula. The variable number in the yield integral is reduced from four to two by a special transformation method. Our calculation results show that the cut-hole overhang and (grating) line/space CD must be optimized in order to achieve the maximum yield. The sensitivity of edge-placement yield to various statistical parameters is investigated and the overlay errors are found to play a dominant role. We also study the scaling trend of the edge-placement yield and show that non-trivial challenges of manufacturing (half-pitch) 7-nm FinFET devices will require significantly improved overlay accuracy and process control.

[1]  C.H. Stapper,et al.  Integrated circuit yield statistics , 1983, Proceedings of the IEEE.

[2]  Qi Cheng,et al.  Technological merits, process complexity, and cost analysis of self-aligned multiple patterning , 2012, Advanced Lithography.

[3]  Ping Xu,et al.  Self-aligned triple patterning for continuous IC scaling to half-pitch 15nm , 2011, Advanced Lithography.

[4]  Wei Xiao,et al.  Understanding the critical challenges of self-aligned octuple patterning , 2014, Advanced Lithography.

[5]  Costas J. Spanos,et al.  Fundamentals of Semiconductor Manufacturing and Process Control: May/Fundamentals of Semiconductor Manufacturing and Process Control , 2006 .

[6]  Pan Zhang,et al.  A comparative study of self-aligned quadruple and sextuple patterning techniques for sub-15nm IC scaling , 2013, Advanced Lithography.

[7]  Yijian Chen,et al.  Cut-process overlay yield model for self-aligned multiple patterning and a misalignment correction technique based on dry etching , 2013, Advanced Lithography.

[8]  Jun Zhou,et al.  Benchmarking process integration and layout decomposition of directed self-assembly and self-aligned multiple patterning techniques , 2014, Advanced Lithography.

[9]  Neal Lafferty,et al.  Computational aspects of optical lithography extension by directed self-assembly , 2013, Advanced Lithography.

[10]  Joy Cheng,et al.  Directed self-assembly for ever-smaller printed circuits , 2013 .

[11]  Allan Gut,et al.  An intermediate course in probability , 1995 .

[12]  Kevin Zhang,et al.  A 4.6GHz 162Mb SRAM design in 22nm tri-gate CMOS technology with integrated active VMIN-enhancing assist circuitry , 2012, 2012 IEEE International Solid-State Circuits Conference.

[13]  Ping Xu,et al.  Sidewall spacer quadruple patterning for 15nm half-pitch , 2011, Advanced Lithography.