A Process-Independent and Highly Linear DCO for Crowded Heterogeneous IoT Devices in 65-nm CMOS

The Internet of Things (IoT) devices are manufactured under different fabrication quality standards, considering the wide variety of vendors. As a result, global process variations in the IoT system-on-chip (SoC) are an enormous concern that can affect reliability of the device. Among the components in a typical SoC, oscillator is the most susceptible element to process variations. This paper proposes a feedback-assisted digitally controlled oscillator (DCO). The DCO has 512 operating modes, for wide-range frequency tuning from 0.6 to 3.1 GHz. By adding a dynamic feedback to inner current-controlled oscillator using a frequency-to-current converter, the DCO remains linear and invariant to the process for entire 2.5-GHz frequency band. Thanks to pseudodifferential cross-coupled structure used in each stage, this paper achieves a 2.3 ps deterministic jitter at 1.87-GHz output frequency. Furthermore, Monte Carlo analysis is performed at 1.87-GHz frequency; indicate that standard deviation from the mean is 2.47% that verifies reliability of this design. Power consumption varies from 0.86 to 3.68 mW at 1.2 V supply voltage, corresponding to the code word. The DCO is implemented in 65-nm standard CMOS process.

[1]  M. B. Ghaznavi-Ghoushchi,et al.  A 98.1 % CE, 100 mA MLC multi-reference output all digital LDO with fast settling and digital self calibration for DVFS and multi-VDD applications , 2016 .

[2]  Anantha P. Chandrakasan,et al.  Low-power CMOS digital design , 1992 .

[3]  Wei-Chih Chen,et al.  A Sub-1 ppm/°C Precision Bandgap Reference With Adjusted-Temperature-Curvature Compensation , 2017, IEEE Transactions on Circuits and Systems Part 1: Regular Papers.

[4]  Kenichi Okada,et al.  A Fully Synthesizable All-Digital PLL With Interpolative Phase Coupled Oscillator, Current-Output DAC, and Fine-Resolution Digital Varactor Using Gated Edge Injection Technique , 2015, IEEE Journal of Solid-State Circuits.

[5]  Ching-Che Chung,et al.  An Ultra-Low-Power and Portable Digitally Controlled Oscillator for SoC Applications , 2007, IEEE Transactions on Circuits and Systems II: Express Briefs.

[6]  Ching-Che Chung,et al.  A 0.52/1 V Fast Lock-in ADPLL for Supporting Dynamic Voltage and Frequency Scaling , 2016, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[7]  J. Gorji,et al.  A 2.7 to 4.6 GHz multi-phase high resolution and wide tuning range digitally-controlled oscillator in CMOS 65nm , 2016, 2016 24th Iranian Conference on Electrical Engineering (ICEE).

[8]  Shyh-Jye Jou,et al.  A Low-Jitter Cell-Based Digitally Controlled Oscillator With Differential Multiphase Outputs , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[9]  M. Maymandi-Nejad,et al.  A monotonic digitally controlled delay element , 2005, IEEE Journal of Solid-State Circuits.

[10]  Ching-Che Chung,et al.  A Low-Power DCO Using Interlaced Hysteresis Delay Cells , 2012, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Muhammad E. S. Elrabaa.  A portable high-frequency digitally controlled oscillator (DCO) , 2014, Integr..

[12]  K. Yoshida,et al.  Design of 1.1 GHz Highly Linear Digitally-Controlled Ring Oscillator with Wide Tuning Range , 2007, 2007 IEEE International Workshop on Radio-Frequency Integration Technology.

[13]  Chih-Kong Ken Yang,et al.  Design and Optimization of Multipath Ring Oscillators , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Shyh-Jye Jou,et al.  Digitally-controlled cell-based oscillator with multi-phase differential outputs , 2011, 2011 9th IEEE International Conference on ASIC.

[15]  M. B. Ghaznavi-Ghoushchi,et al.  Two Efficient Dual-Band and Wide-Band Low-Power DCO Designs Using Current Starving Gates, DCV and Reconfigurable Schmitt Triggers in 180 nm , 2016, Circuits Syst. Signal Process..

[16]  M. Horowitz,et al.  Precise delay generation using coupled oscillators , 1993, 1993 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[17]  Hooman Darabi,et al.  A Low-Power GSM/EDGE/WCDMA Polar Transmitter in 65-nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[18]  Ramesh Harjani,et al.  A low-phase-noise CMOS ring oscillator with differential control and quadrature outputs , 2001, Proceedings 14th Annual IEEE International ASIC/SOC Conference (IEEE Cat. No.01TH8558).

[19]  A. A. Abidi.  Linearization of voltage-controlled oscillators using switched capacitor feedback , 1987 .

[20]  Frank Ellinger,et al.  Fast sampling DCO for 2.4 GHz wake-up receiver , 2016 .

[21]  Kwyro Lee,et al.  A novel high-speed ring oscillator for multiphase clock generation using negative skewed delay scheme , 1997, IEEE J. Solid State Circuits.

[22]  Chih-Hong Hwang,et al.  Discrete-Dopant-Induced Timing Fluctuation and Suppression in Nanoscale CMOS Circuit , 2009, IEEE Transactions on Circuits and Systems II: Express Briefs.

[23]  Deog-Kyoon Jeong,et al.  A PVT-compensated 2.2 to 3.0 GHz Digitally Controlled Oscillator for All-Digital PLL , 2014 .

[24]  Michael S. McCorquodale,et al.  A 25-MHz Self-Referenced Solid-State Frequency Source Suitable for XO-Replacement , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[25]  Dave Evans,et al.  How the Next Evolution of the Internet Is Changing Everything , 2011 .

[26]  Janet Meiling Roveda,et al.  Design of a feedback digitally controlled oscillator for linearity enhancement , 2015, 2015 IEEE International Conference on Electron Devices and Solid-State Circuits (EDSSC).

[27]  Xuan Zhang,et al.  A Low-Power, Process-and- Temperature- Compensated Ring Oscillator With Addition-Based Current Source , 2011, IEEE Transactions on Circuits and Systems I: Regular Papers.