Compact analytical model for room-temperature-operating silicon single-electron transistors with discrete quantum energy levels

A compact and analytical model for silicon single-electron transistors (SETs) considering the discrete quantum energy levels and the parabolic tunneling barriers is proposed. The model is based on a steady-state master equation that considers only the three most probable states derived from ground level and the first excited level for each number of electrons in the dot to reduce the complexity while accounting for the quantum-level spacing and multiple peaks in Coulomb oscillation. Negative differential conductance (NDC) characteristics and aperiodic Coulomb oscillations due to nonuniform quantum-level spacings can be reproduced in this model. The model was compared with measurements, and good agreement was obtained. Simulations of some basic circuits that utilize NDC are successfully carried out by applying our model to the HSPICE circuit simulation. Our model can provide suitable environments for designing CMOS-combined room-temperature-operating highly functional SET circuits.

[1]  S. Mahapatra,et al.  Analytical modeling of single electron transistor for hybrid CMOS-SET analog IC design , 2004, IEEE Transactions on Electron Devices.

[2]  Masumi Saitoh,et al.  Room-temperature demonstration of highly-functional single-hole transistor logic based on quantum mechanical effect , 2004 .

[3]  A.M. Ionescu,et al.  A quasi-analytical SET model for few electron circuit simulation , 2002, IEEE Electron Device Letters.

[4]  P. Hadley,et al.  Simulating Hybrid Circuits of Single-Electron Transistors and Field-Effect Transistors , 2003 .

[5]  Minoru Fujishima,et al.  Single-Electron Circuit Simulation , 1998 .

[6]  T. Hiramoto,et al.  Room-temperature demonstration of low-voltage and tunable static memory based on negative differential conductance in silicon single-electron transistors , 2004 .

[7]  T. Hiramoto,et al.  Observation of current staircase due to large quantum level spacing in a silicon single-electron transistor with low parasitic series resistance , 2002 .

[8]  Minoru Fujishima,et al.  A Simple Model of a Single-Electron Floating Dot Memory for Circuit Simulation , 1999 .

[9]  Yasuo Takahashi,et al.  Theory of activated conduction in a Si single-electron transistor , 1999 .

[10]  C. Beenakker,et al.  Theory of Coulomb-blockade oscillations in the conductance of a quantum dot. , 1991, Physical review. B, Condensed matter.

[11]  Hiroshi Inokawa,et al.  Multipeak negative-differential-resistance device by combining single-electron and metal–oxide–semiconductor transistors , 2001 .

[12]  Masumi Saitoh,et al.  Effects of Discrete Quantum Levels on Electron Transport in Silicon Single-Electron Transistors with an Ultra-Small Quantum Dot , 2001 .

[13]  Masumi Saitoh,et al.  Extension of Coulomb blockade region by quantum confinement in the ultrasmall silicon dot in a single-hole transistor at room temperature , 2004 .

[14]  Kazuo Nakazato,et al.  Hybrid Circuit Simulator Including a Model for Single Electron Tunneling Devices , 1999 .

[15]  Konstantin K. Likharev,et al.  Single-electron devices and their applications , 1999, Proc. IEEE.

[16]  Siegfried Selberherr,et al.  SIMON-A simulator for single-electron tunnel devices and circuits , 1997, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[17]  Alexander N. Korotkov,et al.  Correlated single-electron tunneling via mesoscopic metal particles: Effects of the energy quantization , 1990 .

[18]  Edgar Bonet,et al.  Solving rate equations for electron tunneling via discrete quantum states , 2001 .

[19]  Matveev,et al.  Coulomb blockade of activated conduction. , 1996, Physical review. B, Condensed matter.

[20]  H. Inokawa,et al.  A compact analytical model for asymmetric single-electron tunneling transistors , 2003 .

[21]  Toshiro Hiramoto,et al.  Quantum mechanical effects in the silicon quantum dot in a single-electron transistor , 1997 .

[22]  Yasuo Takahashi,et al.  Multigate single-electron transistors and their application to an exclusive-OR gate , 2000 .

[23]  John R. Tucker,et al.  Complementary digital logic based on the ``Coulomb blockade'' , 1992 .

[24]  Michel Devoret,et al.  Single Charge Tunneling , 1992 .

[25]  K. Matsuzawa,et al.  Analytical Single-Electron Transistor(SET)Model for Design and Analysis of Realistic SET Circuits , 2000 .

[26]  Masumi Saitoh,et al.  Effects of oxidation process on the tunneling barrier structures in room-temperature operating silicon single-electron transistors , 2002 .