Unified Padring Design Flow

In the early design phase, padring design is one of the critical elements in design planning. The result from padring design not only will impact packaging, board level design, power integrity and signal integrity result, but also the overall product cost .In the past, padring design is often done through separate standalone tool like Orbit IO or internal excel estimation spreadsheet. The objective of this paper is to share the unified padring design methodology where single design database is referenced hence padring design will always be in sync with fullchip backend database. Unified padring flow allows consistent cross functional review reference point as well as better controllability for core and padring design integration. Hopefully the methodology proposed will benefit the padring designers in floorplanning and product cost estimation through unified padring flow.

[1]  Hung-Ming Chen,et al.  Fast Flip-Chip Pin-Out Designation Respin for Package-Board Codesign , 2009, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Sao-Jie Chen,et al.  Printed circuit board routing and package layout codesign , 2002, Asia-Pacific Conference on Circuits and Systems.

[3]  Hung-Ming Chen,et al.  An Implementation of Performance-Driven Block and I/O Placement for Chip-Package Codesign , 2008, 9th International Symposium on Quality Electronic Design (isqed 2008).

[4]  Yao-Wen Chang,et al.  Simultaneous block and I/O buffer floorplanning for flip-chip design , 2006, Asia and South Pacific Conference on Design Automation, 2006..

[5]  W. Wei-Ming Dai,et al.  Single-layer fanout routing and routability analysis for ball grid arrays , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).

[6]  Hung-Ming Chen,et al.  Area-I/O RDL routing for chip-package codesign considering regional assignment , 2010, 2010 IEEE Electrical Design of Advanced Package & Systems Symposium.

[7]  Hung-Ming Chen,et al.  An Implementation of Performance-Driven Block and I/O Placement for Chip-Package Codesign , 2008, ISQED 2008.

[8]  John F. Park.  Board driven I/O planning & optimization , 2010, 2010 IEEE/ACM International Conference on Computer-Aided Design (ICCAD).

[9]  Hung-Ming Chen,et al.  I/O Clustering in Design Cost and Performance Optimization for Flip-Chip Design , 2006, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Yao-Wen Chang,et al.  Area-I/O flip-chip routing for chip-package co-design , 2008, ICCAD.

[11]  Matthew R. Guthaus,et al.  Package-chip co-design to increase flip-chip C4 reliability , 2011, 2011 12th International Symposium on Quality Electronic Design.