Supply chains for 3D IC integration manufacturing

The supply chains for 3D IC integration manufacturing are studied in this investigation. Emphasis is placed on the ownerships of the technology supply chains such as the FEOL (front-end-of-line), MOL (middle-of-the-line), BEOL (back-end-of-line), TSV (through-silicon via), MEOL (middle-end-of-line), and package assembly and test. Some recommendations will be provided.

[1]  V. Kripesh,et al.  Design and Development of Fine Pitch Copper/Low-K Wafer Level Package , 2008, 2008 10th Electronics Packaging Technology Conference.

[2]  Kuo-Shu Kao,et al.  Wafer Bumping, Assembly, and Reliability of Fine-Pitch Lead-Free Micro Solder Joints for 3-D IC Integration , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[3]  John H. Lau,et al.  An Electrical Testing Method for Blind Through Silicon Vias (TSVs) for 3D IC Integration , 2011 .

[4]  P. Tzeng,et al.  Electrical testing of blind Through-Silicon Via (TSV) for 3D IC integration , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[5]  W. Landers,et al.  3D copper TSV integration, testing and reliability , 2011, 2011 International Electron Devices Meeting.

[6]  J. Cluzel,et al.  Investigation on TSV impact on 65nm CMOS devices and circuits , 2010, 2010 International Electron Devices Meeting.

[7]  Kuo-Shu Kao,et al.  Assembly process and reliability assessment of TSV/RDL/IPD interposer with multi-chip-stacking for 3D IC integration SiP , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[8]  A. Jourdain,et al.  Integration of TSVs, wafer thinning and backside passivation on full 300mm CMOS wafers for 3D applications , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[9]  G. Mori,et al.  Through-silicon-via technology for 3D integration , 2010, 2010 IEEE International Memory Workshop.

[10]  John H. Lau,et al.  Effects of etch rate on scallop of through-silicon vias (TSVs) in 200mm and 300mm wafers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[11]  B. Banijamali,et al.  Advanced reliability study of TSV interposers and interconnects for the 28nm technology FPGA , 2011, Electronic Components and Technology Conference.

[12]  J. H. Lau,et al.  Thin Wafer Handling of 300mm Wafer for 3D IC Integration , 2011 .

[13]  Young-Hyun Jun,et al.  8 Gb 3-D DDR3 DRAM Using Through-Silicon-Via Technology , 2009, IEEE Journal of Solid-State Circuits.

[14]  R. Chaware,et al.  Assembly and reliability challenges in 3D integration of 28nm FPGA die on a large high density 65nm passive interposer , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[15]  J. H. Lau,et al.  How to select adhesive materials for temporary bonding and de-bonding of 200mm and 300mm thin-wafer handling for 3D IC integration? , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[16]  B. Banijamali,et al.  Outstanding and innovative reliability study of 3D TSV interposer and fine pitch solder micro-bumps , 2012, 2012 IEEE 62nd Electronic Components and Technology Conference.

[17]  J. H. Lau,et al.  Effects of Slurry in Cu Chemical Mechanical Polishing (CMP) of TSVs for 3-D IC Integration , 2012, IEEE Transactions on Components, Packaging and Manufacturing Technology.

[18]  Sheng-Tsai Wu,et al.  Feasibility Study of a 3D IC Integration System-in-Packaging (SiP) from a 300mm Multi-Project Wafer (MPW) , 2011 .

[19]  John H. Lau,et al.  Oxide Liner, Barrier and Seed Layers, and Cu-Plating of Blind Through Silicon Vias (TSVs) on 300mm Wafers for 3D IC Integration , 2011 .

[20]  E. Beyne,et al.  Implementation of an industry compliant, 5×50μm, via-middle TSV technology on 300mm wafers , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).

[21]  K. Saban.  Xilinx Stacked Silicon Interconnect Technology Delivers Breakthrough FPGA Capacity , Bandwidth , and Power Efficiency , 2009 .

[22]  John H. Lau,et al.  A thermal performance measurement method for blind through silicon vias (TSVs) in a 300mm wafer , 2011, 2011 IEEE 61st Electronic Components and Technology Conference (ECTC).