A reconfigurable platform for evaluating the performance of QoS networks

Nowadays, high performance System and Local Area Networks (SAN/LAN) have to serve heterogeneous traffic consisting of information flows with different bandwidth and latency requirements. This makes it necessary to provide Quality of Service (QoS) and optimize the design of network components. In this paper we present a hardware tool designed to analyze the performance of QoS networks, under given traffic conditions and server models. In particular, a reprogrammable multimedia traffic Generator/Monitor platform has been built. This permits prototyping the communication system of a high speed LAN/SAN on a single FPGA device. Hence, it can be used at design to produce more efficient devices. To illustrate the applicability of the platform we have used the Simple Multimedia Router (SMMR), an existing proposal to provide QoS. The modular structure of the tool and the fact that it has been implemented on an FPGA using a high level hardware programming language makes it flexible, scalable and easy to reconfigure. Besides, the architecture and implementation can be adapted to be used in more recent QoS NoC environments.

[1]  Moshe Zukerman,et al.  An efficiency study of different model-based and measurement-based connection admission control techniques using heterogeneous traffic sources , 1999, IEEE ATM Workshop '99 Proceedings (Cat. No. 99TH8462).

[2]  Sudhakar Yalamanchili,et al.  Pipelined circuit-switching: a fault-tolerant variant of wormhole routing , 1992, [1992] Proceedings of the Fourth IEEE Symposium on Parallel and Distributed Processing.

[3]  Sudhakar Yalamanchili,et al.  A Family of Fault-Tolerant Routing Protocols for Direct Multiprocessor Networks , 1995, IEEE Trans. Parallel Distributed Syst..

[4]  Giovanni De Micheli,et al.  NoC Emulation on FPGA: HW/SW Synergy for NoC Features Exploration , 2005 .

[5]  José M. Claver,et al.  A Reprogrammable and Scalable Multimedia Traffic Generator/Monitor on FPGA , 2007, 2007 International Conference on Field Programmable Logic and Applications.

[6]  G. De Micheli,et al.  Feature - NoC emulation: a tool and design flow for MPSoC , 2007, IEEE Circuits and Systems Magazine.

[7]  B. Frantz,et al.  A reprogrammable FPGA-based ATM traffic generator , 1996, Proceedings of the Sixth Great Lakes Symposium on VLSI.

[8]  Kang G. Shin,et al.  Evolution of the Internet QoS and support for soft real-time applications , 2003, Proc. IEEE.

[9]  Peter J. Ashenden,et al.  The Designer's Guide to VHDL , 1995 .

[10]  Eduardo de la Torre,et al.  A Fast Emulation-Based NoC Prototyping Framework , 2008, 2008 International Conference on Reconfigurable Computing and FPGAs.

[11]  Sudhakar Yalamanchili,et al.  A Cost-Effective Hardware Link Scheduling Algorithm for the Multimedia Router (MMR) , 2001, ICN.

[12]  José M. Claver,et al.  A Hardware NIC Scheduler to Guarantee QoS on High Performance Servers , 2006, ISPA.

[13]  R. C. Cofer,et al.  Rapid System Prototyping with FPGAs: Accelerating the Design Process , 2005 .

[14]  Samir Palnitkar,et al.  Verilog HDL , 2003 .

[15]  Karsten Schwan,et al.  Architecture and hardware for scheduling gigabit packet streams , 2002, Proceedings 10th Symposium on High Performance Interconnects.

[16]  J.-Y. Le Boudec,et al.  A high-speed self-similar ATM VBR traffic generator , 1996, Proceedings of GLOBECOM'96. 1996 IEEE Global Telecommunications Conference.

[17]  Fernando Gehm Moraes,et al.  From VHDL register transfer level to SystemC transaction level modeling: a comparative case study , 2003, 16th Symposium on Integrated Circuits and Systems Design, 2003. SBCCI 2003. Proceedings..

[18]  Leonard Kleinrock,et al.  Virtual Cut-Through: A New Computer Communication Switching Technique , 1979, Comput. Networks.

[19]  Gerald E. Sobelman,et al.  Network-on-chip quality-of-service through multiprotocol label switching , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[20]  Francisco J. Quiles,et al.  A New Hardware Efficient Link Scheduling Algorithm to Guarantee QoS on Clusters , 2005, Euro-Par.

[21]  T.J. Hall,et al.  Programmable traffic generator with configurable stochastic distributions , 2005, Canadian Conference on Electrical and Computer Engineering, 2005..

[22]  Luca Benini,et al.  Networks on Chips : A New SoC Paradigm , 2022 .

[23]  Y. Leblebici,et al.  Providing QoS to connection-less packet-switched NoC by implementing DiffServ functionalities , 2004, 2004 International Symposium on System-on-Chip, 2004. Proceedings..

[24]  Anthony G. Pipe,et al.  Design and FPGA implementation of an embedded real-time biologically plausible spiking neural network processor , 2005, International Conference on Field Programmable Logic and Applications, 2005..