29.2 A transmitter and receiver for 100Gb/s coherent networks with integrated 4×64GS/s 8b ADCs and DACs in 20nm CMOS
暂无分享,去创建一个
Heng Zhang | Burak Çatli | Guansheng Li | Hairong Yu | Tamer A. Ali | Jun Cao | Delong Cui | Bo Zhang | Mehdi Khanpour | Ali Nazemi | Tim He | Kangmin Hu | Ben Rhew | Shiwei Sheng | Yonghyun Shim | Afshin Momtaz
[1] Yusuf Leblebici,et al. 22.1 A 90GS/s 8b 667mW 64× interleaved SAR ADC in 32nm digital SOI CMOS , 2014, 2014 IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC).
[2] Marinette Besson,et al. A 56GS/S 6b DAC in 65nm CMOS with 256×6b memory , 2011, 2011 IEEE International Solid-State Circuits Conference.
[3] Bo Zhang,et al. 3.2 A 320mW 32Gb/s 8b ADC-based PAM-4 analog front-end with programmable gain control and analog peaking in 28nm CMOS , 2016, 2016 IEEE International Solid-State Circuits Conference (ISSCC).
[4] Bo Zhang,et al. 3.4 A 36Gb/s PAM4 transmitter using an 8b 18GS/S DAC in 28nm CMOS , 2015, 2015 IEEE International Solid-State Circuits Conference - (ISSCC) Digest of Technical Papers.