A Recursive Carry-Lookahead/Carry-Select Hybrid Adder
暂无分享,去创建一个
[1] Vitit Kantabutra. Accelerated Two-Level Carry-Skip Adders-A Type of Very Fast Adders , 1993, IEEE Trans. Computers.
[2] Martine D. F. Schlag,et al. Analysis and Design of CMOS Manchester Adders with Variable Carry-Skip , 1990, IEEE Trans. Computers.
[3] Vitit Kantabutra. Designing Optimum One-Level Carry-Skip Adders , 1993, IEEE Trans. Computers.
[4] Silvio Turrini,et al. Optimal group distribution in carry-skip adders , 1989, Proceedings of 9th Symposium on Computer Arithmetic.
[5] Earl E. Swartzlander,et al. The redundant cell adder , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.
[6] Vojin G. Oklobdzija,et al. Some optimal schemes for ALU implementation in VLSI technology , 1985, 1985 IEEE 7th Symposium on Computer Arithmetic (ARITH).
[7] Jean-Michel Muller,et al. A Way to Build Efficient Carry-Skip Adders , 1987, IEEE Transactions on Computers.
[8] Vojin G. Oklobdzija,et al. Delay Optimization of Carry-Skip Adders and Block Carry-Lookahead Adders Using Multidimensional Dynamic Programming , 1992, IEEE Trans. Computers.
[9] Marco Annaratone. Digital CMOS Circuit Design , 1986 .
[10] Ajay Naini,et al. A 4.5 Ins 96b Cmos Adder Design , 1992, 1992 Proceedings of the IEEE Custom Integrated Circuits Conference.
[11] M. Lehman,et al. Skip Techniques for High-Speed Carry-Propagation in Binary Arithmetic Units , 1961, IRE Trans. Electron. Comput..
[12] Keshab K. Parhi,et al. A fast VLSI adder architecture , 1992 .
[13] Vojin G. Oklobdzija,et al. Delay optimization of carry-skip adders and block carry-lookahead adders , 1991, [1991] Proceedings 10th IEEE Symposium on Computer Arithmetic.
[14] A. L. Fisher,et al. Ultrafast compact 32-bit CMOS adders in multiple-output domino logic , 1989 .
[15] Earl E. Swartzlander,et al. A Spanning Tree Carry Lookahead Adder , 1992, IEEE Trans. Computers.