An inductorless multi-mode RF front end for GNSS receiver in 55 nm CMOS

An inductorless multi-mode RF front end for a global navigation satellite system (GNSS) receiver is presented. Unlike the traditional topology of a low noise amplifier (LNA), the inductorless current-mode noise-canceling LNA is applied in this design. The high-impedance-input radio frequency amplifier (RFA) further amplifies the GNSS signals and changes the single-end signal path into fully differential. The passive mixer down-converts the signals to the intermediate frequency (IF) band and conveys the signals to the analogue blocks. The local oscillator (LO) buffer divides the output frequency of the voltage controlled oscillator (VCO) and generates 25%-duty-cycle quadrature square waves to drive the mixer. Our measurement results display that the implemented RF front end achieves good overall performance while consuming only 6.7 mA from 1.2 V supply. The input return loss is better than −26 dB and the ultra low noise figure of 1.43 dB leads to high sensitivity of the GNSS receiver. The input 1 dB compression point is −43 dBm at the high gain of 48 dB. The designed circuit is fabricated in 55 nm CMOS technology and the die area, which is much smaller than traditional circuit, is around 220 × 280 μm2.

[1]  B. Nauta,et al.  Wide-band CMOS low-noise amplifier exploiting thermal noise canceling , 2004, IEEE Journal of Solid-State Circuits.

[2]  Jaeheon Lee,et al.  A 26mW dual-mode RF receiver for GPS/Galileo with L1/L1F and L5/E5a bands , 2008, 2008 International SoC Design Conference.

[3]  Jun-Gi Jo,et al.  An $L1$ -Band Dual-Mode RF Receiver for GPS and Galileo in 0.18- $\mu {\hbox{m}}$ CMOS , 2009 .

[4]  Xin He,et al.  A Low-Power, Low-EVM, SAW-Less WCDMA Transmitter Using Direct Quadrature Voltage Modulation , 2009, IEEE Journal of Solid-State Circuits.

[5]  R. Castello,et al.  Single-Stage Low-Power Quadrature RF Receiver Front-End: The LMV Cell , 2006, IEEE Journal of Solid-State Circuits.

[6]  Ming Kong,et al.  A universal GNSS (GPS/Galileo/Glonass/Beidou) SoC with a 0.25mm2 radio in 40nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Kartikeya Mayaram,et al.  A 250 mV, 352 $\mu$W GPS Receiver RF Front-End in 130 nm CMOS , 2011, IEEE Journal of Solid-State Circuits.

[8]  Edgar Sánchez-Sinencio,et al.  An Inductor-Less Noise-Cancelling Broadband Low Noise Amplifier With Composite Transistor Pair in 90 nm CMOS Technology , 2011, IEEE Journal of Solid-State Circuits.

[9]  Kwyro Lee,et al.  A 19-mW 2.6-mm2 L1/L2 dual-band CMOS GPS receiver , 2005, IEEE J. Solid State Circuits.

[10]  Lu Han,et al.  A Single–Chip 10-Band WCDMA/HSDPA 4-Band GSM/EDGE SAW-less CMOS Receiver With DigRF 3G Interface and ${+}$90 dBm IIP2 , 2009, IEEE Journal of Solid-State Circuits.

[11]  Jun Wu,et al.  A Dual-Band GNSS RF Front End With a Pseudo-Differential LNA , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  Shi Jian,et al.  A high linearity SiGe HBT LNA for GPS receiver , 2014 .

[13]  Woogeun Rhee,et al.  A Dual-Channel Compass/GPS/GLONASS/Galileo Reconfigurable GNSS Receiver in 65 nm CMOS With On-Chip I/Q Calibration , 2012, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Jing Jin,et al.  Reconfigurable Dual-Channel Multiband RF Receiver for GPS/Galileo/BD-2 Systems , 2012, IEEE Transactions on Microwave Theory and Techniques.

[15]  Li Zhiqun,et al.  A low power dual-band multi-mode RF front-end for GNSS applications , 2010 .

[16]  Ahmad Mirzaei,et al.  An LTV Analysis of the Frequency Translational Noise-Cancelling Receiver , 2014, IEEE Transactions on Circuits and Systems I: Regular Papers.

[17]  Kartikeya Mayaram,et al.  A 250 mV, 352 W GPS Receiver RF Front-End , 2011, VLSIC 2011.