论文信息 - The impact of assist-circuit design for 22nm SRAM and beyond

The impact of assist-circuit design for 22nm SRAM and beyond

Increasing process variation in advanced technology nodes requires sustained process and circuit innovation to meet yield, performance and margin requirements for SRAM memories. Memory assist circuits are becoming an important tool in co-developing critical scaled memory solutions and can have significant impact on process optimization, as well as power consumption, minimum operating voltage and performance of memories.

[1] Kevin Zhang,et al. A 32 nm High-k Metal Gate SRAM With Adaptive Dynamic Stability Enhancement for Low-Voltage Operation , 2011, IEEE Journal of Solid-State Circuits.

[2] Atsushi Kawasumi,et al. A configurable SRAM with constant-negative-level write buffer for low-voltage operation with 0.149µm2 cell in 32nm high-k metal-gate CMOS , 2010, 2010 IEEE International Solid-State Circuits Conference - (ISSCC).

[3] Eric Karl,et al. Dynamic behavior of SRAM data retention and a novel transient voltage collapse technique for 0.6V 32nm LP SRAM , 2011, 2011 International Electron Devices Meeting.

[4] Sasaki Takahiko,et al. A Configurable SRAM with Constant-Negative-Level Write Buffer for Low Voltage Operation with 0.149μm2 Cell in 32nm High-k Metal Gate CMOS , 2010 .

[5] Carl Radens,et al. A 64 Mb SRAM in 32 nm High-k Metal-Gate SOI Technology With 0.7 V Operation Enabled by Stability, Write-Ability and Read-Ability Enhancements , 2011, IEEE Journal of Solid-State Circuits.

[6] C. Auth,et al. A 22nm high performance and low-power CMOS technology featuring fully-depleted tri-gate transistors, self-aligned contacts and high density MIM capacitors , 2012, 2012 Symposium on VLSI Technology (VLSIT).