The Grid Inverter of Negative Sequence Compensation Rapid Phase-Lock Control Strategy

Aiming at the shortage of traditional phase-locked method in the three-phase unbalanced conditions of power grid, this paper proposed a novel software phase-locked loop control strategy. This paper introduces in detail the working principle and designing method of the digital PLL by comparative experiment. The experimental results demonstrated that the new method is feasible and robust. In conclusion, the new control algorithm can quickly and accurately detect the correct phase voltage. Keywords-rapid phase lock; voltage; unbalanced grid voltages; grid voltage dips; grid inverter; negative sequence compensation

[1]  Se-Kyo Chung,et al.  A phase tracking system for three phase utility interface inverters , 2000 .

[2]  Wang Shao-jie.  Contrastive research on improved synchronous reference frame method and detecting method based on sequence extractor of positive and negative fundamental wave for detecting current , 2008 .

[3]  Yu Hong.  Application of Fan-in Vector Method in Detection of Harmonics and Reactive Current , 2008 .

[4]  M.R. Iravani,et al.  A method for synchronization of power electronic converters in polluted and variable-frequency environments , 2004, IEEE Transactions on Power Systems.

[5]  Ji Jian.  STUDY OF INTERNAL MODEL CONTROL BASED THREE-PHASE PWM RECTIFIER UNDER UNBALANCED INPUT VOLTAGE CONDITION , 2005 .

[6]  Marco Liserre,et al.  PLL Algorithm for Power Generation Systems Robust to Grid Voltage Faults , 2006 .

[7]  A. Tenconi,et al.  New Stationary Frame Control Scheme for Three-Phase PWM Rectifiers Under Unbalanced Voltage Dips Conditions , 2010 .

[8]  Dai Peng.  Virtual admittance control scheme of three-phase PWM rectifier under unbalanced input voltage condition , 2010 .

[9]  J. Svensson.  Synchronisation methods for grid-connected voltage source converters , 2001 .

[10]  K. Nam,et al.  Instantaneous phase-angle estimation algorithm under unbalanced voltage-sag conditions , 2000 .

[11]  Masoud Karimi-Ghartemani,et al.  A novel three-phase magnitude-phase-locked loop system , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[12]  Seddik Bacha,et al.  New Optimized PWM VSC Control Structures and Strategies Under Unbalanced Voltage Transients , 2007, IEEE Transactions on Industrial Electronics.

[13]  J. Bergas,et al.  Synchronous double reference frame PLL applied to a unified power quality conditioner , 2002, 10th International Conference on Harmonics and Quality of Power. Proceedings (Cat. No.02EX630).