Leakage Modeling for Devices with Steep Sub-threshold Slope Considering Random Threshold Variations
暂无分享,去创建一个
Sachin S. Sapatnekar | Chris H. Kim | Ayan Paul | Steven J. Koester | Chaitanya Kshirsagar | S. Sapatnekar | S. Koester | C. Kim | C. Kshirsagar | A. Paul
[1] Norman C. Beaulieu,et al. Comparison of methods of computing correlated lognormal sum distributions and outages for digital wireless applications , 1994, Proceedings of IEEE Vehicular Technology Conference (VTC).
[2] K. Gopalakrishnan,et al. I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q , 2002, Digest. International Electron Devices Meeting,.
[3] J. Appenzeller,et al. Comparing carbon nanotube transistors - the ideal choice: a novel tunneling device design , 2005, IEEE Transactions on Electron Devices.
[4] C. Hu,et al. Germanium-source tunnel field effect transistors with record high ION/IOFF , 2006, 2009 Symposium on VLSI Technology.
[5] Jie Gu,et al. Width Quantization Aware FinFET Circuit Design , 2006, IEEE Custom Integrated Circuits Conference 2006.
[6] Jie Gu,et al. Width-dependent Statistical Leakage Modeling for Random Dopant Induced Threshold Voltage Shift , 2007, 2007 44th ACM/IEEE Design Automation Conference.
[7] S. Datta,et al. Use of negative capacitance to provide voltage amplification for low power nanoscale devices. , 2008, Nano letters.
[8] Jörg Appenzeller,et al. Carbon Nanotubes for High-Performance Electronics—Progress and Prospect , 2008, Proceedings of the IEEE.
[9] Kaustav Banerjee,et al. Hybrid NEMS-CMOS integrated circuits: A novel strategy for energy-efficient designs , 2009, IET Comput. Digit. Tech..
[10] Paul M. Solomon,et al. (Invited) Are Si/SiGe Tunneling Field-Effect Transistors a Good Idea? , 2010 .
[11] Heike Riel,et al. Si-InAs heterojunction Esaki tunnel diodes with high current densities , 2010 .
[12] C. van Hoof,et al. Pseudo-Two-Dimensional Model for Double-Gate Tunnel FETs Considering the Junctions Depletion Regions , 2010, IEEE Transactions on Electron Devices.
[13] Robert H. Dennard,et al. Practical Strategies for Power-Efficient Computing Technologies , 2010, Proceedings of the IEEE.
[14] Qin Zhang,et al. Low-Voltage Tunnel Transistors for Beyond CMOS Logic , 2010, Proceedings of the IEEE.
[15] C. Kshirsagar,et al. InAs/SiGe on Si nanowire tunneling field effect transistors , 2011, 69th Device Research Conference.
[16] A. Zaslavsky,et al. A tunneling field effect transistor model combining interband tunneling with channel transport , 2011 .
[17] H. Riel,et al. InAs–Si Nanowire Heterojunction Tunnel FETs , 2012, IEEE Electron Device Letters.