An Efficient Folded Architecture for Lifting-Based

In this brief an efficient folded architecture (EFA) for lifting-based discrete wavelet transform (DWT) is presented. The proposed EFA is based on a novel form of the lifting scheme that is given in this brief. Due to this form, the conventional serial op- erations of the lifting data flow can be optimized into parallel ones by employing parallel and pipeline techniques. The corresponding optimized architecture (OA) has short critical path latency and is repeatable. Further, utilizing this repeatability, the EFA is derived from the OA by employing the fold technique. For the proposed EFA, hardware utilization achieves 100%, and the number of re- quired registers is reduced. Additionally, the shift-add operation is adopted to optimize the multiplication; thus, the proposed ar- chitecture is more suitable for hardware implementation. Perfor- mance comparisons and field-programmable gate array (FPGA) implementation results indicate that the proposed EFA possesses better performances in critical path latency, hardware cost, and control complexity.

[1]  Liang-Gee Chen,et al.  Flipping structure: an efficient VLSI architecture for lifting-based discrete wavelet transform , 2004, IEEE Transactions on Signal Processing.

[2]  Mary Jane Irwin,et al.  VLSI architectures for the discrete wavelet transform , 1995 .

[3]  Chaitali Chakrabarti,et al.  A Survey on Lifting-based Discrete Wavelet Transform Architectures , 2006, J. VLSI Signal Process..

[4]  Jer-Min Jou,et al.  Efficient VLSI architectures for the biorthogonal wavelet transform by filter bank and lifting scheme , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[5]  T. Nishitani,et al.  VLSI architectures for discrete wavelet transforms , 1993, IEEE Trans. Very Large Scale Integr. Syst..

[6]  W. Sweldens.  The Lifting Scheme: A Custom - Design Construction of Biorthogonal Wavelets "Industrial Mathematics , 1996 .

[7]  Chaitali Chakrabarti,et al.  A VLSI architecture for lifting-based forward and inverse wavelet transform , 2002, IEEE Trans. Signal Process..

[8]  Bruce F. Cockburn,et al.  Efficient architectures for 1-D and 2-D lifting-based wavelet transforms , 2004, IEEE Transactions on Signal Processing.

[9]  Huai Li,et al.  Optimization of wavelet decomposition for image compression and feature preservation , 2003, IEEE Transactions on Medical Imaging.

[10]  Jerome M. Shapiro,et al.  Embedded image coding using zerotrees of wavelet coefficients , 1993, IEEE Trans. Signal Process..

[11]  Liang-Gee Chen,et al.  Lifting based discrete wavelet transform architecture for JPEG2000 , 2001, ISCAS 2001. The 2001 IEEE International Symposium on Circuits and Systems (Cat. No.01CH37196).

[12]  Antonio Ortega,et al.  Lifting factorization-based discrete wavelet transform architecture design , 2001, IEEE Trans. Circuits Syst. Video Technol..

[13]  I. Daubechies,et al.  Factoring wavelet transforms into lifting steps , 1998 .

[14]  R. Haddad,et al.  Multiresolution Signal Decomposition: Transforms, Subbands, and Wavelets , 1992 .

[15]  Nanning Zheng,et al.  Low-power and high-speed VLSI architecture for lifting-based forward and inverse wavelet transform , 2005, IEEE Transactions on Consumer Electronics.

[16]  Bing-Fei Wu,et al.  A high-performance and memory-efficient pipeline architecture for the 5/3 and 9/7 discrete wavelet transform of JPEG2000 codec , 2005, IEEE Transactions on Circuits and Systems for Video Technology.

[17]  Chaitali Chakrabarti,et al.  Efficient realizations of the discrete and continuous wavelet transforms: from single chip implementations to mappings on SIMD array computers , 1995, IEEE Trans. Signal Process..