Generalized Trellis Stereo Matching with Systolic Array

We present here a real time stereo matching chip which is based on a general trellis form with vergent optical axis. The architecture can deal with general axis angle of cameras with better resolution in given space. For a pair of images with M × N pixels, only $\mathcal{O}(MN)$ time is required. The design is highly scalable and fully exploits the concurrent and configurable nature of the algorithm. We implement stereo chip on Xilix FPGA with 208 PEs(Processing Elements) that can obtain disparity range of 208 levels. It can provide the real-time stereo matching for the mega-pixel images.

[1]  Darius Burschka,et al.  Advances in Computational Stereo , 2003, IEEE Trans. Pattern Anal. Mach. Intell..

[2]  Shigeru Kimura,et al.  A convolver-based real-time stereo machine (SAZAN) , 1999, Proceedings. 1999 IEEE Computer Society Conference on Computer Vision and Pattern Recognition (Cat. No PR00149).

[3]  Takeo Kanade,et al.  A stereo machine for video-rate dense depth mapping and its new applications , 1996, Proceedings CVPR IEEE Computer Society Conference on Computer Vision and Pattern Recognition.

[4]  Hong Jeong,et al.  Fast Stereo Matching Using Constraints in Discrete Space , 2000 .

[5]  Masanori Hariyama,et al.  VLSI processor for reliable stereo matching based on adaptive window-size selection , 2001, Proceedings 2001 ICRA. IEEE International Conference on Robotics and Automation (Cat. No.01CH37164).

[6]  Kurt Konolige,et al.  Small Vision Systems: Hardware and Implementation , 1998 .